

LDO Regulator, 100 mA, 18 V, 1 mA IQ, with PG

NCP711

The NCP711 device is based on unique combination of features – very low quiescent current, fast transient response and high input and output voltage ranges. The NCP711 is CMOS LDO regulator designed for up to 18 V input voltage and 100 mA output current. Quiescent current of only 1 μA makes this device ideal solution for battery–powered, always–on systems. Several fixed output voltage versions are available as well as the adjustable version.

The device (version B) implements power good circuit (PG) which indicates that output voltage is in regulation. This signal could be used for power sequencing or as a microcontroller reset.

Internal short circuit and over temperature protections saves the device against overload conditions.

Features

- Operating Input Voltage Range: 2.7 V to 18 V
- Output Voltage: 1.2 V to 17 V
- Capable of Sourcing 140 mA Peak Output Current
- Low Shutdown Current: 100 nA typ.
- Very Low Quiescent Current: 1 µA typ.
- Low Dropout: 215 mV typ. at 100 mA
- Output Voltage Accuracy ±1%
- Power Good Output (Version B)
- Stable with Small 1 μF Ceramic Capacitors
- Built-in Soft Start Circuit to Suppress Inrush Current
- Over-Current and Thermal Shutdown Protections
- Available in Small TSOP-5 and WDFN6 (2x2) Packages
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Battery Power Tools and Equipment
- Home Automation
- RF Devices
- Metering
- Remote Control Devices
- White Goods

MARKING DIAGRAMS



TSOP-5 CASE 483 SN SUFFIX



XXX = Specific Device Code

A = Assembly Location

Y = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)




WDFN6 (2x2) CASE 511BR MT SUFFIX




XX = Specific Device Code

M = Date Code

PIN ASSIGNMENTS






ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

1

TYPICAL APPLICATION SCHEMATICS







Figure 1. Fixed Output Voltage Application (No PG)

Figure 2. Adjustable Output Voltage Application (No PG)







Figure 3. Fixed Output Voltage Application with PG

Figure 4. Adjustable Output Voltage Application with PG

$$V_{OUT} = V_{ADJ} \cdot \left(1 + \frac{R_1}{R_2}\right) + I_{ADJ} \cdot R_1$$

SIMPLIFIED BLOCK DIAGRAMS



Note: Blue objects are valid for ADJ version Green objects are valid for FIX version Brown objects are valid for B version (with PG)

Figure 5. Internal Block Diagram

PIN DESCRIPTION

| Pin No. TSOP-5 | Pin No. WDFN-6 | Pin Name | Description |
|----------------|----------------|----------|--|
| 1 | 6 | IN | Power supply input pin. |
| 2 | 3 | GND | Ground pin. |
| 5 | 1 | OUT | LDO output pin. |
| 3 | 4 | EN | Enable input pin (high – enabled, low – disabled). If this pin is connected to IN pin or if it is left unconnected (pull-up resistor is not required) the device is enabled. |
| 4 (Note 1) | 2 | ADJ | Adjust input pin. Connect it to the output resistor divider or directly to the OUT pin. |
| 4 (Note 1) | 5 | PG | Power good output pin. Could be left unconnected or could be connected to GND if not needed. High level for power ok, low level for fail. |
| 4 (Note 1) | 2, 5 | NC | Not internally connected. This pin can be tied to the ground plane to improve thermal dissipation. |
| NA | EP | EPAD | Connect the exposed pad to GND. |

1. Pin function depends on device version.

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|---------------------|---|------|
| VIN Voltage (Note 2) | V _{IN} | -0.3 to 22 | V |
| VOUT Voltage | V _{OUT} | -0.3 to [(V _{IN} + 0.3) or 22 V; whichever is lower] | V |
| EN Voltage | V _{EN} | -0.3 to (V _{IN} + 0.3) | ٧ |
| ADJ Voltage | V _{FB/ADJ} | -0.3 to 5.5 | V |
| PG Voltage | V _{PG} | -0.3 to (V _{IN} + 0.3) | ٧ |
| Output Current | l _{OUT} | Internally limited | mA |
| PG Current | I _{PG} | 3 | mA |
| Maximum Junction Temperature | T _{J(MAX)} | 150 | °C |
| Storage Temperature | T _{STG} | –55 to 150 | °C |
| ESD Capability, Human Body Model (Note 3) | ESD _{HBM} | 2000 | V |
| ESD Capability, Charged Device Model (Note 3) | ESD _{CDM} | 1000 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 2. Refer to ELECTRICAL CHĂRACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per ANSI/ESDA/JEDEC JS-001, EIA/JESD22-A114 ESD Charged Device Model tested per ANSI/ESDA/JEDEC JS-002, EIA/JESD22-C101

THERMAL CHARACTERISTICS (Note 4)

| Characteristic | Symbol | WDFN6 2x2 | TSOP-5 | Unit |
|---|--------------------|-----------|--------|------|
| Thermal Resistance, Junction-to-Air | R _{thJA} | 67 | 178 | °C/W |
| Thermal Resistance, Junction-to-Case (top) | R _{thJCt} | 89 | 93 | °C/W |
| Thermal Resistance, Junction-to-Case (bottom) | R _{thJCb} | 11 | N/A | °C/W |
| Thermal Resistance, Junction-to-Board (top) | R _{thJBt} | 44 | 53 | °C/W |
| Thermal Characterization Parameter, Junction-to-Case (top) | Psi _{JCt} | 4.6 | 18 | °C/W |
| Thermal Characterization Parameter, Junction-to-Board [FEM] | Psi _{JB} | 44 | 53 | °C/W |

Measured according to JEDEC board specification (board 1S2P, Cu layer thickness 1 oz, Cu area 650 mm², no airflow). Detailed description
of the board can be found in JESD51-7.

ELECTRICAL CHARACTERISTICS ($V_{IN} = V_{OUT-NOM} + 1 \text{ V}$ and $V_{IN} \ge 2.7 \text{ V}$, $V_{EN} = 1.2 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $C_{IN} = C_{OUT} = 1.0 \text{ }\mu\text{F}$ (effective capacitance – Note 5), $T_J = -40^{\circ}\text{C}$ to 125°C, ADJ tied to OUT, unless otherwise specified) (Note 6)

| Parameter | Test Conditions | Symbol | Min | Тур | Max | Unit |
|-------------------------------|---|---------------------------|------|------|-----|-------------------|
| Recommended Input Voltage | | V _{IN} | 2.7 | - | 18 | V |
| Output Voltage Accuracy | $T_J = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | V _{OUT} | -1 | - | 1 | % |
| | $T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | -1 | - | 2 | |
| ADJ Reference Voltage | ADJ version only | V_{ADJ} | - | 1.2 | - | ٧ |
| ADJ Input Current | V _{ADJ} = 1.2 V | I_{ADJ} | -0.1 | 0.01 | 0.1 | μΑ |
| Line Regulation | $V_{IN} = V_{OUT-NOM} + 1 \text{ V to } 18 \text{ V and } V_{IN} \ge 2.7 \text{ V}$ | $\Delta V_{O(\Delta VI)}$ | - | - | 0.2 | %V _{OUT} |
| Load Regulation | I _{OUT} = 0.1 mA to 100 mA | $\Delta V_{O(\Delta IO)}$ | - | - | 0.4 | %V _{OUT} |
| Quiescent Current (version A) | $V_{IN} = V_{OUT-NOM} + 1 \text{ V to } 18 \text{ V}, I_{OUT} = 0 \text{ mA}$ | IQ | - | 1.3 | 2.5 | μΑ |
| Quiescent Current (version B) | $V_{IN} = V_{OUT-NOM} + 1 \text{ V to } 18 \text{ V}, I_{OUT} = 0 \text{ mA}$ | | - | 1.8 | 3.0 | |
| Ground Current | I _{OUT} = 100 mA | I _{GND} | - | 325 | 450 | μΑ |
| Shutdown Current (Note 10) | V _{EN} = 0 V, I _{OUT} = 0 mA, V _{IN} = 18 V | I _{SHDN} | - | 0.35 | 1.5 | μΑ |
| Output Current Limit | V _{OUT} = V _{OUT-NOM} - 100 mV | I _{OLIM} | 140 | 250 | 450 | mA |
| Short Circuit Current | V _{OUT} = 0 V | I _{osc} | 140 | 250 | 450 | mA |
| Dropout Voltage (Note 7) | I _{OUT} = 100 mA | V_{DO} | - | 215 | 355 | mV |

ELECTRICAL CHARACTERISTICS ($V_{IN} = V_{OUT-NOM} + 1 \text{ V}$ and $V_{IN} \ge 2.7 \text{ V}$, $V_{EN} = 1.2 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $C_{IN} = C_{OUT} = 1.0 \text{ }\mu\text{F}$ (effective capacitance – Note 5), $T_J = -40^{\circ}\text{C}$ to 125°C , ADJ tied to OUT, unless otherwise specified) (Note 6) (continued)

| Parameter | Test Conditio | ns | Symbol | Min | Тур | Max | Unit |
|--------------------------------------|--|------------------------|---------------------|------|------|------|---------------|
| Power Supply Ripple Rejection | V _{IN} = V _{OUT-NOM} + 2 V | 10 Hz | PSRR | - | 80 | - | dB |
| | I _{OUT} = 10 mA | 10 kHz | | - | 70 | - | 1 |
| | | 100 kHz | | - | 42 | - | 1 |
| | | 1 MHz | | - | 48 | - | 1 |
| Output Noise | $f = 10 \text{ Hz to } 100 \text{ kHz}, V_{OUT-N}$ | _{IOM} = 5.0 V | V _N | - | 240 | - | μV_{RMS} |
| EN Threshold | V _{EN} rising | | V _{EN-TH} | 0.7 | 0.9 | 1.05 | V |
| EN Hysteresis | V _{EN} falling | | V _{EN-HY} | 0.01 | 0.1 | 0.2 | ٧ |
| EN Internal Pull-up Current | V _{EN} = 1 V, V _{IN} = 5.5 V | | I _{EN-PU} | 0.01 | 0.3 | 1 | μΑ |
| EN Input Leakage Current | V _{EN} = 18 V, V _{IN} = 18 V | | I _{EN-LK} | -1 | 0.05 | 1 | μΑ |
| Start-up time (Note 8) | $V_{OUT-NOM} \le 3.3 \text{ V}$ | | t _{START} | 100 | 250 | 500 | μs |
| | V _{OUT-NOM} > 3.3 V | | | 300 | 600 | 1000 | |
| Internal UVLO Threshold | Ramp V _{IN} up until output is tu | ırned on | V _{IUL-TH} | 1.6 | 1.95 | 2.6 | V |
| Internal UVLO Hysteresis | Ramp V _{IN} down until output is | s turned off | V _{IUL-HY} | 0.05 | 0.2 | 0.3 | V |
| PG Threshold (Note 9) | V _{OUT} falling | | V _{PG-TH} | 90 | 93 | 96 | % |
| PG Hysteresis (Note 9) | V _{OUT} rising | | V _{PG-HY} | 0.1 | 2 | 4 | % |
| PG Deglitch Time (Note 9) | | | t _{PG-DG} | 75 | 160 | 270 | μs |
| PG Delay Time (Note 9) | | | t _{PG-DLY} | 120 | 320 | 600 | μs |
| PG Output Low Level Voltage (Note 9) | I _{PG} = 1 mA | | V _{PG-OL} | - | 0.2 | 0.4 | ٧ |
| PG Output Leakage Current (Note 9) | V _{PG} = 18 V | | I _{PG-LK} | - | 0.01 | 1 | μΑ |
| Thermal Shutdown Temperature | Temperature rising from T _J = +25°C | | T _{SD} | - | 165 | - | °C |
| Thermal Shutdown Hysteresis | Temperature falling from T _{SD} | | T _{SDH} | - | 20 | - | °C |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{5.} Effective capacitance, including the effect of DC bias, tolerance and temperature. See the Application Information section for more information.

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C.
 Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

^{7.} Dropout measured when the output voltage falls 100 mV below the nominal output voltage. Limits are valid for all voltage versions.

^{8.} Startup time is the time from EN assertion to point when output voltage is equal to 95% of V_{OUT-NOM}.

^{9.} Applicable only to version B (device option with power good output). PG threshold and PG hysteresis are expressed in percentage of nominal output voltage.

^{10.} Shutdown current includes EN Internal Pull-up Current.

TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 1 \text{ V and } V_{IN} \geq 2.7 \text{ V, } V_{EN} = 1.2 \text{ V, } I_{OUT} = 1 \text{ mA, } C_{OUT} = 1.0 \text{ } \mu\text{F, ADJ tied to OUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT} = 1.0 \text{ } \mu\text{F, ADJ tied to OUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT} = 1.0 \text{ } \mu\text{F, ADJ tied to OUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of COUT, } T_{J} = 2$




Figure 6. Output Voltage vs. Temperature




Figure 8. Shutdown Current vs. Temperature




Figure 10. Enable Internal Pull-Up Current vs. Temperature




Figure 7. Quiescent Current vs. Temperature




Figure 9. Enable Threshold Voltage vs.
Temperature




Figure 11. ADJ Input Current vs. Temperature

TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 1 \text{ V and } V_{IN} \geq 2.7 \text{ V, } V_{EN} = 1.2 \text{ V, } I_{OUT} = 1 \text{ mA, } C_{OUT} = 1.0 \text{ } \mu\text{F, ADJ tied to OUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified}$





Figure 12. Dropout Voltage vs. Temperature

TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 1 \text{ V and } V_{IN} \geq 2.7 \text{ V, } V_{EN} = 1.2 \text{ V, } I_{OUT} = 1 \text{ mA, } C_{OUT} = 1.0 \text{ } \mu\text{F, ADJ tied to OUT, } T_{J} = 25^{\circ}\text{C, unless otherwise specified of the output of the$



POWER SUPPLY REJECTION RATIO [dB] 40 30 PSRR, 20 -Cout=2u -Cout=10u -Cout=22u 10 -Cout=47u 10 1 000 10 000 100 000 1 000 000 10 000 000 f, FREQUENCY [Hz]

Figure 13. PSRR – FIX–3.3 V, C_{OUT} = 1 μ F, I_{OUT} = 100 mA

Figure 14. PSRR – FIX–3.3 V, V_{IN} = 4.3 V, I_{OUT} = 100 mA




Figure 15. PSRR – FIX–3.3 V, V_{IN} = 8.3 V, I_{OUT} = 100 mA




Figure 16. Noise – FIX – 5.0 V, I_{OUT} = 10 mA, Different C_{OUT}




Figure 17. Noise – ADJ-set-5.0 V with Different C_{FF} and FIX – 5.0 V




Figure 18. Noise – FIX, I_{OUT} = 10 mA, C_{OUT} = 1 μ F, Different V_{OUT}

ORDERING INFORMATION


| Part Number | Marking | Voltage Option (V _{OUT-NOM}) | Version | Package | Shipping |
|-----------------|---------|--|----------------------|-----------|--------------------|
| NCP711ASNADJT1G | GDA | ADJ | | | |
| NCP711ASN300T1G | GDC | 3.0 V | Without DC | TSOP-5 | 2000 / Tana & Daal |
| NCP711ASN330T1G | GDD | 3.3 V | Without PG (Pb-Free) | | 3000 / Tape & Reel |
| NCP711ASN500T1G | GDE | 5.0 V |] | | |
| NCP711BMTADJTBG | PA | ADJ | | | |
| NCP711BMT300TBG | PC | 3.0 V | With DC | WDFN6 2x2 | 2000 / Tana & Daal |
| NCP711BMT330TBG | PD | 3.3 V | With PG (Pb-Free) | | 3000 / Tape & Reel |
| NCP711BMT500TBG | PE | 5.0 V | | | |

NOTE: To order other package, voltage version or PG / non PG variant, please contact your ON Semiconductor sales representative.





TSOP-5 **CASE 483 ISSUE N**

DATE 12 AUG 2020










NOTES:

- DIMENSIONING AND TOLERANCING PER ASME
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
 THICKNESS. MINIMUM LEAD THICKNESS IS THE
 MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A. OPTIONAL CONSTRUCTION: AN ADDITIONAL
- TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

| | MILLIMETERS | | | |
|-----|-------------|------|--|--|
| DIM | MIN | MAX | | |
| Α | 2.85 | 3.15 | | |
| В | 1.35 | 1.65 | | |
| С | 0.90 | 1.10 | | |
| D | 0.25 | 0.50 | | |
| G | 0.95 | BSC | | |
| Н | 0.01 | 0.10 | | |
| J | 0.10 | 0.26 | | |
| K | 0.20 | 0.60 | | |
| М | 0° | 10 ° | | |
| S | 2 50 | 3.00 | | |

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*





XXX = Specific Device Code XXX = Specific Device Code

= Assembly Location = Date Code

= Year = Pb-Free Package

= Work Week W

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ARB18753C | Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|-------------|---|-------------|--|--|
| DESCRIPTION: | TSOP-5 | | PAGE 1 OF 1 | | |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

В

· A3





PIN 1

// 0.05 C

6X 🔼 0.05 C

NOTE 4

REFERENCE


WDFN6 2x2, 0.65P CASE 511BR

ISSUE C


DATE 01 DEC 2021

NOTES:

- 1. DIMENSION AND TOLERANCING PER ASME Y14.5, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.




MILLIMETERS DIM MIN. NDM. MAX. 0.70 0.75 0.80 0.00 0.05 A1 0.20 REF ΑЗ 0.30 0.25 0.35 b D 1.90 2.00 2.10 1.50 1.60 1.70 D2 1.90 2.00 2.10 Ε 0.90 1.00 1.10 E2 0.65 BSC e 0.20 REF Κ 0.20 0.30 0.40 L 0.15



TOP VIEW


SIDE VIEW

DETAIL B



ALTERNATE A-1 ALTERNATE A-2
DETAIL A

ALTERNATE CONSTRUCTIONS



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDL DERRM/D.

GENERIC MARKING DIAGRAM*



XX = Specific Device Code M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON55829E | Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|------------------|--|-------------|--|--|
| DESCRIPTION: | WDFN6 2X2, 0.65P | | PAGE 1 OF 1 | | |

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales