ON Semiconductor

Is Now

Onsemí

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

Low Voltage Single Supply Dual DPDT Analog Switch

The NLAS9431 is an advanced dual-independent CMOS double pole-double throw (DPDT) analog switch fabricated with silicon gate CMOS technology. It achieves high speed propagation delays and low ON resistances while maintaining CMOS low power dissipation. This DPDT controls analog and digital voltages that may vary across the full power-supply range (from V_{CC} to GND).

The device has been designed so the ON resistance (R_{ON}) is much lower and more linear over input voltage than R_{ON} of typical CMOS analog switches.

The channel select input is compatible with standard CMOS outputs.

The channel select input structure provides protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. This input structure helps prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.


The NLAS9431 can also be used as a quad 2-to-1 multiplexerdemultiplexer analog switch with two Select pins that each controls two multiplexer-demultiplexers.

- Direct Battery Connection
- Channel Select Input Over-Voltage Tolerant to 5.5 V
- Fast Switching and Propagation Speeds
- Break-Before-Make Circuitry
- Low Power Dissipation: $I_{CC} = 2 \mu A$ (Max) at $T_A = 25^{\circ}C$
- Diode Protection Provided on Channel Select Input
- Improved Linearity and Lower ON Resistance over Input Voltage
- Latch-up Performance Exceeds 300 mA
- Chip Complexity: 158 FETs
- 16-Lead WQFN Package, 1.8 mm x 2.6 mm
- This is a Pb–Free Device



ON Semiconductor®

http://onsemi.com



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Figure 1. Logic Diagram

FUNCTION TABLE

On Channel

NC to COM NO to COM

Select AB or CD

L H

Figure 2. IEC Logic Symbol

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage	-0.5 to +7.0	V
V _{IS}	Analog Input Voltage (V _{NO} or V _{COM})	$-0.5 \leq V_{IS} \leq V_{CC} + 0.5$	
V _{IN}	Digital Select Input Voltage	$-0.5 \leq V_{I} \leq +7.0$	V
I _{IK}	DC Current, Into or Out of Any Pin	±50	mA
PD	Power Dissipation in Still Air	800	mW
T _{STG}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	+150	°C
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 30% - 35%	UL 94–V0 (0.125 in)	
I _{Latch-Up}	Latch-Up Performance Above V _{CC} and Below GND at 125°C (Note 1)	±300	mA
θ_{JA}	Thermal Resistance	80	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage		2.0	5.5	V
V _{IN}	Digital Select Input Voltage		GND	5.5	V
V _{IS}	Analog Input Voltage (NC, NO, COM)		GND	V _{CC}	V
T _A	Operating Temperature Range		- 55	+125	°C
t _r , t _f	Input Rise or Fall Time, SELECT V	$C_{C} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $C_{C} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

				Guaranteed Limit				
Symbol	Parameter	Condition	V _{cc}	-55°C to 25°C	<85°C <125°C		Unit	
V _{IH}	Minimum High–Level Input		2.0	1.5	1.5	1.5	V	
	Voltage, Select Inputs		2.5	1.9	1.9	1.9		
			3.0	2.1	2.1	2.1		
			4.5	3.15	3.15	3.15		
			5.5	3.85	3.85	3.85		
V _{IL}	Maximum Low-Level Input		2.0	0.5	0.5	0.5	V	
	Voltage, Select Inputs		2.5	0.6	0.6	0.6		
			3.0	0.9	0.9	0.9		
			4.5	1.35	1.35	1.35		
			5.5	1.65	1.65	1.65		
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	5.5	±0.2	±2.0	±2.0	μA	
I _{OFF}	Power Off Leakage Current, Select Inputs	V _{IN} = 5.5 V or GND	0	±10	±10	±10	μΑ	
I _{CC}	Maximum Quiescent Supply Current	Select and $V_{IS} = V_{CC}$ or GND	5.5	4.0	4.0	8.0	μA	

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

DC ELECTRICAL CHARACTERISTICS – Analog Section

				Guaranteed Limit			
Symbol	Parameter	Condition	V _{CC}	-55°C to 25°C	<85°C	<125°C	Unit
R _{ON}	Maximum "ON" Resistance (Figures 17 – 23)	$V_{IN} = V_{IL}$ or V_{IH}	2.5 3.0	85 45	95 50	105 55	Ω
	($V_{IS} = GND \text{ to } V_{CC}$ 23 $I_{IN}I \le 10.0 \text{ mA}$ 25		45 30 25	35 30	40 35	
R _{FLAT (ON)}	ON Resistance Flatness (Figures 17 – 23)	$\begin{split} V_{IN} &= V_{IL} \text{ or } V_{IH} \\ I_{IN} I &\leq 10.0 \text{ mA} \\ V_{IS} &= 1 \text{ V}, 2 \text{ V}, 3.5 \text{ V} \end{split}$	4.5	4	4	5	Ω
I _{NC(OFF)} I _{NO(OFF)}	NO or NC Off Leakage Current (Figure 9)	$V_{IN} = V_{IL} \text{ or } V_{IH}$ V _{NO} or V _{NC} = 1.0 V _{COM} 4.5 V	5.5	1	10	100	nA
I _{COM(ON)}	COM ON Leakage Current (Figure 9)	$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{IL} \mbox{ or } V_{IH} \\ V_{NO} \ 1.0 \ V \mbox{ or } 4.5 \ V \ \mbox{with } V_{NC} \ \mbox{floating or } \\ V_{NO} \ 1.0 \ \ \mbox{ or } 4.5 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	5.5	1	10	100	nA


AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns)


						Gua	rantee	d Maxi	mum L	imit		
			v _{cc}	VIS	- 5	- 55°C to 25°C			<85°C		<125°C	
Symbol	Parameter		(V)	(V)	Min	Тур*	Max	Min	Max	Min	Max	Unit
t _{ON}	Turn–On Time	$R_L = 300 \Omega, C_L = 35 pF$	2.5	2.0	5	23	35	5	38	5	41	ns
	(Figures 12 and 13)	(Figures 5 and 6)	3.0	2.0	5	16	24	5	27	5	30	
			4.5	3.0	2	11	16	2	19	2	22	
			5.5	3.0	2	9	14	2	17	2	20	
t _{OFF}	Turn–Off Time	$R_L = 300 \Omega, C_L = 35 pF$	2.5	2.0	1	7	12	1	15	1	18	ns
	(Figures 12 and 13)	(Figures 5 and 6)	3.0	2.0	1	5	10	1	13	1	16	
			4.5	3.0	1	4	6	1	9	1	12	
			5.5	3.0	1	3	5	1	8	1	11	
t _{BBM}	Minimum Break-Before-Make	$R_L = 300 \Omega, C_L = 35 pF$	2.5	2.0	1	12		1		1		ns
	Time	(Figure 4)	3.0	2.0	1	11		1		1		
			4.5	3.0	1	6		1		1		
			5.5	3.0	1	5		1		1		
				Typical @ 25, V _{CC} = 5.0 V						_		
C _{IN}	Maximum Input Capacitance, Select Input		8							pF		
C _{NO} or C	NC Analog I/O (switch off)						10					
C _{COM}	Common I/O (switch off)			10								
C _(ON)	Feedthrough (switch on)						20					

*Typical Characteristics are at 25°C.


ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)


			V _{cc}	Typical		
Symbol	Parameter	Condition	v	25°C	Unit	
BW	Maximum On-Channel -3dB	V _{IS} = 0 dBm	3.0	145	MHz	
	Bandwidth or Minimum Frequency Response (Figure 11)	V_{IS} centered between V_{CC} and GND	4.5	170		
		(Figure 7)	5.5	175		
V _{ONL}	Maximum Feedthrough On Loss	V _{IS} = 0 dBm @ 100 kHz to 50 MHz	3.0	-3	dB	
		V_{IS} centered between V_{CC} and GND	4.5	-3		
		(Figure 7)	5.5	-3		
V _{ISO}	Off-Channel Isolation (Figure 10)	f = 100 kHz; V _{IS} = 1 V RMS	3.0	-93	dB	
		$V_{\rm IS}$ centered between $V_{\rm CC}$ and GND	4.5	-93		
		(Figure 7)	5.5	-93		
Q	Charge Injection Select Input to	V _{IS =} V _{CC to} GND, F _{IN} = 20 kHz			рС	
	Common I/O (Figure 15)	$t_r = t_f = 3 \text{ ns}$	3.0	1.5		
		$R_{IS} = 0 \Omega$, $C_L = 1000 pF$	5.5	3.0		
		$Q = C_L * \Delta V_{OUT}$				
		(Figure 8)				
THD	Total Harmonic Distortion THD +	F_{IN} = 20 Hz to 100 kHz, R_{L} = Rgen = 600 $\Omega,$ C_{L} = 50 pF			%	
	Noise (Figure 14)	$V_{IS} = 5.0 V_{PP}$ sine wave	5.5	0.1		
VCT	Channel-to-Channel Crosstalk	f = 100 kHz; V _{IS} = 1 V RMS			dB	
		V_{IS} centered between V_{CC} and GND	5.5	-90		
		(Figure 7)	3.0	-90		

























Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO} , Bandwidth and V_{ONL} are independent of the input signal direction.

$$\begin{split} V_{ISO} &= \text{Off Channel Isolation} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IS}}\right) &\text{for } V_{IN} \text{ at } 100 \text{ kHz} \\ V_{ONL} &= \text{On Channel Loss} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IS}}\right) &\text{for } V_{IN} \text{ at } 100 \text{ kHz} \text{ to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V_{ONL} V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω








Figure 9. Switch Leakage vs. Temperature

0

1.0

2.0

3.0

4.0

7.0

8.0


9.0


0.01

 $V_{CC} = 5.0 V$

0.1

 $T_A = 25^{\circ}C$







FREQUENCY (MHz)

1

10

Bandwidth (ON-RESPONSE)

PHASE SHIFT

+15

+10

+5

-5 (̂) -10 BYHA -15

-20

-25

-30

0








Figure 12. t_{ON} and t_{OFF} vs. V_{CC} at 25 $^\circ C$














80

70

60 Ron (Q)

50

40

30

20

10

0

0.0

125°C

0.5





Figure 18. R_{ON} vs Temp, V_{CC} = 2.0 V






Figure 19. R_{ON} vs. Temp, V_{CC} = 2.5 V

VIS (VDC)

1.5

2.0

2.5

3.0

25°C

-55°C

1.0

85°C




Figure 21. R_{ON} vs. Temp, V_{CC} = 4.5 V




Figure 22. R_{ON} vs. Temp, V_{CC} = 5.0 V


Figure 23. R_{ON} vs. Temp, V_{CC} = 5.5 V

DEVICE ORDERING INFORMATION

		Devi	ce Nomenc	lature			
Device	Circuit Indicator	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Shipping [†]
NLAS9431MTR2G	NL	AS	9431	MT	R2	WQFN16 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb-Free.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to rusport or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative