

8-bit Microcontroller

Table of Contents-

1. GENERAL DESCRIPTION

The W79E217 is a fast, 8051/52-compatible microcontroller with a redesigned processor core that eliminates wasted clock and memory cycles. Typically, the W79E217 executes instructions 1.5 to 3 times faster than that of the traditional 8051/52, depending on the type of instruction, and the overall performance is about 2.5 times better at the same crystal speed. As a result, with the fully-static CMOS design, the W79E217 can accomplish the same throughput with a lower clock speed, reducing power consumption.

The W79E217 provides **256** bytes of on-chip RAM; **2**-KB of NVM memory Flash EPROM; **2**-KB of auxiliary RAM; **seven** 8-bit, bi-directional and bit-addressable I/O ports; an additional **4**-bit port P4; **three** 16-bit timer/counters; Motion Feedback Module support; **2** UART serial ports; **1** channels of I2C with master/slave capability; **1** channels of Serial Peripheral Interface (SPI), **8** channels of **12** bit PWM with configurable dead time and **8** channels of 10-bit ADC. These peripherals are all supported by **20** interrupt sources with **4** levels of priority.

The W79E217 also contains a **64**-KB Flash EPROM whose contents may be updated in-system by a loader program stored in an auxiliary, **4**-KB Flash EPROM. Once the contents are confirmed, it can be protected for security.

2. FEATURES

- Fully-static-design 8-bit 4T-8051 CMOS microcontroller up to 33MHz.
- 64-KB of in-system-programmable Flash EPROM (AP Flash EPROM).
- 4-KB of Auxiliary Flash EPROM for the loader program (LD Flash EPROM). User can optionally reboot from LD Flash EPROM by pull low at either P4.3 or P3.6 and P3.7, at external reset.
- 2-KB auxiliary RAM, software-selectable, accessed by MOVX instruction.
- 2-KB of NVM Data Flash EPROM for customer data storage used.
- 256 bytes of scratch-pad RAM.
- Seven 8-bit bi-directional ports; Port 0 has internal pull-up resisters enabled by software.
- One 4-bit multipurpose I/O port4 with Chips select (CS) and boot function.
- Three 16-bit timers.
- One 16-bit Timer 3 for Motion Feed-Back Module.
- Motion Feedback Module QEI decoder and 3 Inputs Capture.
- Eight channels of 12-bit PWM:-
	- − Complementary paired output with programmable dead-time insertion.
	- − Three modes: Edge aligned, center aligned and single shot.
	- − Output override control for BLDC motor application.
- 10-bit ADC with 8-channel inputs.
- Two enhanced full-duplex UART with framing-error detection and automatic address recognition.
- One channel of I2C with master/slave capability.
- One channel of SPI with master/slave capability.
- LCD driver output:-
	- − 32segment X 4common.
	- − 1/3 duty (1/3 bias), 1/4 duty (1/3 bias) driving mode can be selected.
	- − LCD driver output pin can be used as DC output.
- Software programmable access cycle to external RAM/peripherals.
- 20 interrupt sources with four levels of priority.
- Software reset function.
- Optional H/L state of ALE/PSEN during power down mode.
- Built-in power management.
- Code protection.
- Package:
	- − Lead Free (RoHS) PQFP 100: W79E217AFG

3. PARTS INFORMATION LIST

3.1 Lead Free (RoHS) Parts information list

Note: 1. Minimum of 3.0V operating voltage for NVM program and erase operations.

4. PIN CONFIGURATION

5. PIN DESCRIPTION

 Note :TYPE I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open drain S: Schmitt Trigger

5.1 Port 4

Port 4, SFR P4 at address A5H, is a 4-bit multipurpose programmable I/O port which functions are I/O and chip-select function. It has four different operation modes:

- Mode 0 $P4.0 \sim P4.3$ is 4-bit bi-directional I/O port which is the same as port 1. The default Port 4 is a general I/O function.
- Mode1 P4.0 ~ P4.3 are read data strobe signals which are synchronized with \overline{RD} signal at specified addresses. These read data strobe signals can be used as chip-select signals for external peripherals.
- Mode2 P4.0 ~ P4.3 are write data strobe signals which are synchronized with \overline{WR} signal at specified addresses. These write data strobe signals can be used as chip-select signals for external peripherals.
- Mode3 P4.0 ~ P4.3 are read/write data strobe signals which are synchronized with \overline{RD} or \overline{WR} signal at specified addresses. These read/write data strobe signals can be used as chipselect signals for external peripherals.

When Port 4 is configured with the feature of chip-select signals, the chip-select signal address range depends on the contents of the SFR P4xAH, P4xAL, P4CONA and P4CONB. P4xAH and P4xAL contain the 16-bit base address of P4.x. P4CONA and P4CONB contain the control bits to configure the Port 4 operation mode.

6. MEMORY ORGANIZATION

The W79E217 separates the memory into two sections; Program Memory and Data Memory. Program Memory stores instruction op-codes, while Data Memory stores data or memory-mapped devices.

6.1 Program Memory (on-chip Flash)

W79E217 includes one **64**K bytes of main FLASH EPROM for application program (AP FLASH EPROM) and one 4K bytes of FLASH EPROM for loader program (LD FLASH EPROM) to operate the in-system programming (ISP) feature, and one **2**K bytes of NVM Flash EPROM for data storage. The **64**K bytes Flash EPROM is AP0 bank. The default active bank is AP0.

In normal operation, the microcontroller will execute the code from main FLASH EPROM. By setting program registers, user can force the microcontroller to switch to programming mode which will cause it to execute the code (loader program) from the 4K bytes of auxiliary LD FLASH EPROM to update the contents of the **64**K bytes of main FLASH EPROM. After reset, the microcontroller will executes the new application program in the main FLASH EPROM. This ISP feature makes the job easy and efficient in which the application needs to update firmware frequently without opening the chassis.

6.2 Data Memory

W79E217 can access up to 64Kbytes of external Data Memory. This memory region is accessed by the MOVX instructions. Unlike the 8051 derivatives, W79E217 contains on-chip 2 Kbytes of Data Memory, which only can be accessed by MOVX instructions. These 2 Kbytes of SRAM is between address 0000h and 07FFH. Access to the on-chip Data Memory is optional under software control. When enabled by DMEO bit of PMR register, a MOVX instruction that uses this area will go to the onchip RAM. If MOVX instruction accesses the addresses greater than 07FFH CPU will automatically access external memory through Port 0 and 2. When disabled, the 2 KB memory area is transparent to the system memory map. Any MOVX directed to the space between 0000h and FFFFH goes to the expanded bus on the Port 0 and 2. This is the default condition. In addition, the device has the standard 256 bytes of on-chip RAM. This can be accessed either by direct addressing or by indirect addressing. There are also some Special Function Registers (SFRs), which can only be accessed by direct addressing.

Figure 6-1: W79E217A Memory Map

6.3 Auxiliary SRAM

W79E217 has a 2 KB of data space SRAM which is read/write accessible and is memory mapped. This on-chip SRAM is accessed by the MOVX instruction. There is no conflict or overlap among the 256 bytes scratch-pad memory and the 2 KB auxiliary sram as they use different addressing modes and instructions. Access to the on-chip Data Memory is optional under software control. Set DMEO bit of PMR SFR to 1 will enable the on-chip 2 KB MOVX SRAM and at the same time EnNVM bit must be cleared as NVM memory uses the same instruction of MOVX. Refer to [Table 6-3: W79E217 NVM page \(n\)](#page-15-1) [area definition table](#page-15-1).

6.4 2-KB NVM Data Flash Memory

W79E217 **2**-KB NVM memory block shown in the diagram on Figure 6-1, shares the same address as AUX-RAM address.

Due to overlapping of AUX-RAM, NVM data memory and external data memory physical address, the following table is defined. EnNVM bit (NVMCON.5) will enable read access to NVM data memory area. DME0 (PMR.0) will enable read access to AUX-RAM.

Table 6-1: Bits setting for MOVX access to Data Memory Area

Table 6-2: MOVX read/write access destination

It is partition into **32** pages area and each page has 64 bytes data as below figure. The page 0 is from 0000h \sim 003Fh, page 1 is from 0040h \sim 007Fh until page 31 address located at 07COh \sim 07FFh.

Figure 6-2: W79E217 NVM Memory Mapping

| PAGE | START ADDRESS | END ADDRESS | PAGE | START ADDRESS | END ADDRESS |
|----------------|----------------------|--------------------|-------------|----------------------|--------------------|
| 0 | 0000h | 003Fh | 16 | 0400h | 043Fh |
| 1 | 0040h | 007Fh | 17 | 0440h | 047Fh |
| $\overline{2}$ | 0080h | 00BFh | 18 | 0480h | 04BFh |
| 3 | 00C0h | 00FFh | 19 | 04C0h | 04FFh |
| 4 | 0100h | 013Fh | 20 | 0500h | 053Fh |
| 5 | 0140h | 017Fh | 21 | 0540h | 057Fh |
| 6 | 0180h | 01BFh | 22 | 0580h | 05BFh |
| 7 | 01C0h | 01FFh | 23 | 05C0h | 05FFh |
| 8 | 0200h | 023Fh | 24 | 0600h | 063Fh |
| 9 | 0240h | 027Fh | 25 | 0640h | 067Fh |
| 10 | 0280h | 02BFh | 26 | 0680h | 06BFh |
| 11 | 02C0h | 02FFh | 27 | 06C0h | 06FFh |
| 12 | 0300h | 033Fh | 28 | 0700h | 073Fh |
| 13 | 0340h | 037Fh | 29 | 0740h | 077Fh |
| 14 | 0380h | 03BFh | 30 | 0780h | 07BFh |
| 15 | 03C0h | 03FFh | 31 | 07C0h | 07FFh |

Table 6-3: W79E217 NVM page (n) area definition table

It has a dedicated On-Chip RC Oscillator that is fixed at 6MHz +/- 25% frequency to support clock source for the **2**K NVM data Flash Memory. The on chip oscillator is enabled only during program or erase operation, through EWR or EER in NVMCON SFR. EWR or EER bits are cleared by hardware after program or erase operation completed. The program/erase time is automatically controlled by hardware.

Figure 6-3: NVM control

6.4.1 Operation

User is required to enable EnNVM (NVMCON.5) bit for all NVM access (read/write/erase).

Before write data to NVM memory, the page must be erased. A page is erased by setting page address which address will decode and enable page (n) on NVMADDRH and NVMADDRL, then set EER (NVMCON.7) and EnNVM (NVMCON.5). The device will then automatic execute page erase. When completed, NVMF will be set by hardware. NVMF should be cleared by software. Interrupt request will be generated if ENVM (EIE1.5) is enabled. EER bit will be cleared by hardware when erase is completed. The total erase time is about 5ms.

For write, user must set address and data to NVMADDRH/L and NVMDAT, respectively. And then set EWR (NVMCON.6) and EnNVM (NVMCON.5) to enable data write. When completed, the device will set NVMF flag. NVMF flag should be cleared by software. Similarly, interrupt request will be generated if ENVM (EIE1.5) is enabled. The program time is about 50us.

The following shows some examples of NVM operations:

Read NVM data is by MOVX A,@DPTR/R0/R1 instruction:

A read exceed 2k will read the external address Example1: DPTR=0x07FF, R0/R1 = 0xFF, XRAMAH=0x07, EnNVM=1 MOVX A, @DPTR \rightarrow read NVM data at address 0x07FF MOVX A,@R0 \rightarrow read NVM data at address 0x07FF MOVX A, $@R1 \rightarrow$ read NVM data at address 0x07FF

Example2: DPTR = 0x2000, EnNVM=1, DME0=0 MOVX A, @DPTR \rightarrow read external RAM data at address 0x2000,

Erase NVM by SFR register:

Example1: NVMADDRH = 0x07, NVMADDRL = 0xF0, page 31 will be enabled. After set EER, the page 31 will be erased.

Example2: NVMADDRH = 0x10, NVMADDRL = 0x00, invalid NVM erase instruction (address exceed NVM boundary).

Write NVM by SFR register:

Example1: NVMADDRH = 0x07, NVMADDRL = 0xF0 After set EWR, data will be written to the NVM address = 0x07F0 location.

Example2: NVMADDRH = 0x10, NVMADDRL = 0x00, after set EWR, invalid NVM write instruction (address exceed NVM boundary).

During erase, write is invalid. Likewise, during write, erase is invalid. An erase or write is invalid if NVMF is not clear by software. A write to NVMADDRH and NVMADDRL is invalid during Erase or Write, and a write to NVMDAT is invalid only during NVM write access.

nuvoTon

Figure 6-4: NVM data memory control timing

For security purposes, this NVM data flash provides an independent "Lock bit" located in Security bits. It is used to protect the customerís **2**K bytes of data code. It may be enabled after the external programmer finishes the programming and verifying sequence. Once this bit is set to logic 0, the **2**K bytes of NVM Flash EPROM data can not be accessed again by external device.

- Note: 1. NVMF can be polled or by h/w interrupt to indicate NVM data memory erase or write operation has completed.
	- 2. While user program is erasing or writing to NVM data memory, the PC counter will continue to fetch for next instruction.
	- 3. When uC is in idle mode and if NVM interrupt and global interrupt are enabled, the completion of either erasing or programming the NVM data memory will exit the idle condition.

7. SPECIAL FUNCTION REGISTERS

The W79E217 uses Special Function Registers (SFR) to control and monitor peripherals. The SFR reside in register locations 80-FFh and are only accessed by direct addressing. The W79E217 contains all the SFR present in the standard 8051/52, as well as some additional SFR, and, in some cases, unused bits in the standard 8051/52 have new functions. SFR whose addresses end in 0 or 8 (hex) are bit-addressable. The following table of SFR is condensed, with eight locations per row. Empty locations indicate that there are no registers at these addresses.

Table 7-1: Special Function Register Location Table

Continued

Continued

Continued

Table 7-2: Special Function Registers

PORT 0

Mnemonic: P0 Address: 80h

Port 0 is an open-drain 8-bit bi-directional I/O port. As an alternate function Port 0 can function as the multiplexed address/data bus to access off-chip memory. During the time when ALE is high, the LSB of a memory address is presented. When ALE is low, the port transits to a bi-directional data bus. This bus is used for reading external ROM and for reading or writing external RAM memory or peripherals. When used as a memory bus, the port provides active high drivers. The reset condition of Port 0 is tristate. Pull-up resistors are required when using Port 0 as an I/O port.

STACK POINTER

Mnemonic: SP Address: 81h

The Stack Pointer stores the Scratch-pad RAM address where the stack begins. In other words it always points to the top of the stack.

DATA POINTER LOW

Mnemonic: DPL **Address: 82h**

This is the low byte of the standard 8032 16-bit data pointer.

nuvoTon

Mnemonic: PCON Address: 87h

| SMOD | SMOD0 | - | - | GF1 | GF0 | PD | IDL

TIMER CONTROL

Mnemonic: TCON

TIMER MODE CONTROL Bit: 7 6 5 4 3 2 1 0 $|\;\mathsf{GATE} \;\;\;|\;\mathsf{C}/\mathsf{\bar{T}} \;\;\;\;\; |\;\mathsf{M1} \;\;\;\;\;\; |\;\mathsf{M0} \;\;\;\;\;\; |\;\mathsf{GATE} \;\;\;\; |\;\mathsf{C}/\mathsf{\bar{T}} \;\;\;\;\;\; |\;\mathsf{M1} \;\;\;\;\;\; |\;\mathsf{M0} \;\;\;\;$ | TIMER1 | TIMER0 Mnemonic: TMOD Address: 89h BIT NAME **FUNCTION** 7 GATE Gating control: When this bit is set, Timer 1 is enabled only while the INT1 pin is high and the TR1 control bit is set. When cleared, the INT1 pin has no effect, and Timer 1 is enabled whenever TR1 is set. $6 \mid C/T$ Timer or Counter Select: When clear, Timer 1 is incremented by the internal clock. When set, the timer counts falling edges on the T1 pin. 5 | M1 | Timer 1 mode select bit 1. See table below. 4 | M0 | Timer 1 mode select bit 0. See table below. 3 GATE Gating control: When this bit is set, Timer 0 is enabled only while the INTO pin is high and the TR0 control bit is set. When cleared, the $\overline{\text{INT0}}$ pin has no effect, and Timer 0 is enabled whenever TR0 is set. $2 \mid C/T$ Timer or Counter Select: When clear, Timer 0 is incremented by the internal clock. When set, the timer counts falling edges on the T0 pin. 1 | M1 | Timer 0 mode select bit 1. See table below. 0 | M0 | Timer 0 mode select bit 0. See table below. M1, M0: Mode Select bits: M1 M0 Mode 0 0 Mode 0: 8-bit timer/counter TLx serves as 5-bit pre-scale. 0 1 Mode 1: 16-bit timer/counter, no pre-scale. 1 0 Mode 2: 8-bit timer/counter with auto-reload from THx 1 1 Mode 3:

(Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer-0 control bits. TH0 is an 8-bit timer only controlled by Timer-1 control bits. (Timer 1) Timer/Counter 1 is stopped.

TIMER 0 LSB

WD1, WD0: Mode Select bits:

These bits determine the time-out periods for the Watchdog Timer. The reset time-out period is 512 clocks more than the interrupt time-out period.

MD2, MD1, MD0: Stretch MOVX select bits:

CLOCK CONTROL 1

EXTERNAL INTERRUPT FLAG

Mnemonic: EXIF Address: 91h

PORT 4 CONTROL REGISTER A

nuvoTon

Bit: 7 6 5 4 3 2 1 0 | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 Mnemonic: P40AH **Address: 95h** Address: 95h Address: **P4.1 BASE ADDRESS LOW BYTE REGISTER** Bit: 7 6 5 4 3 2 1 0 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 Mnemonic: P41AL Address: 96h

SM1, SM0: Mode Select bits:

Continued

ISP CONTROL REGISTER

Mnemonic: CHPCON Address: 9Fh

The way to enter ISP mode is to set ENP to 1 and write LDSEL properly then force CPU in IDLE mode, after IDLE mode is released CPU will restart from AP or LD ROM according the value of LDSEL.

nuvoTon

PORT 2

XRAMAH

Mnemonic: XRAMAH Address: A1h Address: A1h Address: A1h Address: A1h Address: A1h

nuvoTon

Tabel 7-1: Memory Access Destination

1. A15~A0=DPTR

2. A15~A8=XRAMAH

3. A15~A8=P2(GPIO), XRAMAH is invalid.

Note: User should take care when accessing the memory with this instruction. Access to invalid regions may cause undesirable results.

PORT 4 CHIP-SELECT POLARITY

CAPTURE CONTROL 0 REGISTER

BIT | NAME | FUNCTION $7-6$ CCT2.1-0 Capture 2 edge select. CCT2.1 CCT2.0 Description 0 | 0 | Rising edge trigger 0 | 1 | Falling edge trigger 1 | 0 | Rising or falling edge trigger 1 | 1 | Reserved. 5-4 CCT1.1-0 Capture 1 edge select. CCT1.1 CCT1.0 Description 0 | 0 | Rising edge trigger 0 | 1 | Falling edge trigger 1 | 0 | Rising or falling edge trigger 1 | 1 | Reserved. 3-2 CCT0.1-0 Capture 0 edge select. CCT0.1 CCT0.0 Description 0 | 0 | Rising edge trigger 0 | 1 | Falling edge trigger 1 | 0 | Rising or falling edge trigger 1 | 1 | Reserved. 1-0 CCLD.1-0 Reload trigger select. CCLD1 | CCLD0 | Description 0 | 0 | Timer 3 overflow (default) 0 | 1 | Reload by capture 0 block 1 | 0 | Reload by capture 1 block 1 | 1 | Reload by capture 2 block

CAPTURE CONTROL 1 REGISTER

Bit: 7 6 5 4 3 2 1 0

nuvoTon

PORT 4

Mnemonic: P4 Address: A5h

nuvoTon

PORT 3

Mnemonic: P3 Address: B0h

nuvoTon

PORT 5

PORT 6

PORT 7

INTERRUPT PRIORITY

Mnemonic: IP Address: B8h

BIT NAME NAME 7 - Reserved. 6 \vert PADC \vert This bit defines the ADC interrupt priority. PADC = 1 sets it to higher priority level. $\begin{array}{c|c|c|c|c} \hline 5 & \text{PT2} & \end{array}$ This bit defines the Timer 2 interrupt priority. PT2 = 1 sets it to higher priority level. $\begin{array}{c|c|c|c|c} | & & \text{This bit defines the Serial port 0 interrupt priority. PS = 1 sets it to higher priority} \end{array}$ level. $\begin{array}{c|c|c|c|c} \hline 3 & \hline \end{array}$ PT1 $\begin{array}{c|c} \hline \end{array}$ This bit defines the Timer 1 interrupt priority. PT1 = 1 sets it to higher priority level. $2 \mid p_{X1}$ This bit defines the External interrupt 1 priority. PX1 = 1 sets it to higher priority level. 1 PT0 This bit defines the Timer 0 interrupt priority. PT0 = 1 sets it to higher priority level. $\begin{bmatrix} 0 \\ P \times 0 \end{bmatrix}$ This bit defines the External interrupt 0 priority. PX0 = 1 sets it to higher priority level.

Bit: 7 6 5 4 3 2 1 0

 SMO_1/FE_1 SMA_1 SMA_2 1 REN₁ TB8₁ RB8₁ T_I₁ R_I₁

Mnemonic: SCON1 Address: C0h

SM1_1, SM0_1: Mode Select bits:

SERIAL DATA BUFFER 1

TIMER 3 MODE CONTROL

Mnemonic: T3MOD Address: C2h

nuvoTon

TIMER 3 CONTROL

Mnemonic: T3CON Address: C3h Address: C3h

POWER MANAGEMENT REGISTER

Mnemonic: PMR **Address: C4h**

FAULT SAMPLING TIME REGISTER

nuvoTon

ADC PIN SELECT

Mnemonic: ADCPS Address: C6h

TIMED ACCESS

protected bits, the user must first write AAh to TA. This must be immediately followed by a write of 55h to TA. Now a window is opened in the protected bits for three machine cycles, during which the user can write to these bits. For detail data, please refer "TIMED ACCESS PROTECTION" section.

TIMER 2 CONTROL

TIMER 2 MODE CONTROL

Mnemonic: T2MOD Address: C9h Address: C9

TIMER 2 CAPTURE LSB

Mnemonic: RCAP2L Address: CAh

TIMER 2 CAPTURE MSB

Brake Condition Table

PWM 4 LOW BITS REGISTER

5 F0 User flag 0. A general purpose flag that can be set or cleared by the by software.

 $7-0$ NVMDAT.7~NVMDAT.0 The NVM data write register. The read NVM data is by MOVX instruction.

nuvoTon

BIT NAME NAME NAME $7 - 4$ - Reserved $3~0$ PWM6.11 ~PWM6.8 The PWM 6 Register bit 11~8.

WATCHDOG CONTROL 2

Bit: 7 6 5 4 3 2 1 0

nuvoTon

The WDCON SFR is set to x0xx 0000b on an external reset. WTRF is set to a 1 on a Watchdog timer reset, but to a 0 on power on resets. POR is set to 1 by a power-on reset. EWT is cleared to 0 on a Power-on reset, reset pin reset, Watch Dog Timer reset and ISP reset.

All the bits in this SFR have unrestricted read access. The bits of POR, WDIF, EWT and RWT require Timed Access (TA) procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register description.

PWMP COUNTER LOW BITS REGISTER

ADC CONTROL REGISTER

Mnemonic: ADCL Address: E3h BIT NAME NAME $7-6$ ADCLK ADC Clock Frequency Select. The 10 bit ADC needs a clock to drive the converting that the clock frequency may not over 4MHz. ADCLK[1:0] controls the frequency of the clock to ADC block: ADCLK.1 | ADCLK.0 ADC Clock Frequency 0 | 0 | Crystal clock / 4 (Default) 0 | 1 | Crystal clock / 8 1 0 Crystal clock / 16 1 1 Reserved 1-0 \vert ADC \vert 2 LSB of 10-bit A/D conversion result. Both bits are read only. **LCD CONTROL REGISTER** Bit: 7 6 5 4 3 2 1 0 | LCDEN | Clear | Duty | Pump | - | FS2 | FS1 | FS0 Mnemonic: LCDCN **Address: E4h** BIT NAME NAME 7 LCDEN LCD enable bit. This bit is set and cleared by software. When the LCD is disabled, all Segment and Common pins output LOW. $0 = LCD$ disabled. $1 = LCD$ enabled. 6 Clear Refresh the LCD panel when is enabled and COM pin goes LOW. 0: Inactive. 1: Active. 5 Duty Select duty cycle: $0 =$ Enable 1/4 duty for 32*4 dots. $1 =$ Enable 1/3 duty for 32*3 dots. 4 Pump Select voltage pump type: 0 = Voltage Pump type A (default). 1 = Voltage Pump type B (low power). 3 - Reserved. $2-0$ FS Frequency selection bit. These bits allow selection of the LCD frequency. It controls the ratio between the input clock (Fosc) and the LCD output clock (FLCD). These bits are set and cleared by software. Refer to Table 20-1: [Divider](#page-172-0) [selection table using FS bits](#page-172-0). FS2 | FS1 | FS0 | Divider 0 0 0 11 0 0 1 1 2 0 | 1 | 0 | 74 0 1 1 /8 1 | x | x | /16

PWM DEAD-TIME CONTROL REGISTER 1

nuvoTon

Together with option bits (PWMEE and PWMOE), PWMEOM, PWMOOM, PWM6OM and PWM7OM control the PWM pin structure, as follow;

Table 7-2: PWM pin structures (during internal rom execution)

Table 7-3: PWM pin structures (during external rom execution)

Note: PWMEOM/PWMOOM/PWM6OM/PWM7OM are cleared to zero when CPU in reset state. Thus, the port pins that multi-function with PWM will be tristated on default. User is required to set the bits to 1 to enable GPIO/PWM outputs.

EXTENDED INTERRUPT ENABLE

Note: In master mode, a change of LSBFE, MSTR, CPOL, CPHA and SPR [1:0] will abort a transmission in progress and force the SPI system into idle state.

SERIAL PERIPHERAL STATUS REGISTER

Note: Bits WCOL, MODF and SPIF are cleared by software writing "0" to them.

SERIAL PERIPHERAL DATA I/O REGISTER

Mnemonic: SPDR **Address: F5h**

I2C SLAVE ADDRESS MASK ENABLE

nuvoTon

Mnemonic: EIE1 Address: F9h

nuvoTon

EXTENDED INTERRUPT PRIORITY 1

INPUT CAPTURE 0/PULSE READ COUNTER LOW REGISTER

Mnemonic: CCL0/PCNTL **Address: FBh**

PCNTL must be read first before reading at PCNTH as reading PCNTL will latch the PLSCNTH automatically into PCNTH; otherwise inaccurate result is read when reading PCNTH first as it will not latch the PLSCNTL data into PCNTL.

INPUT CAPTURE 0/PULSE READ COUNTER HIGH REGISTER

Mnemonic: CCH0/PCNTH

nuvoTon

Address: FCh

PCNTL must be read first before reading at PCNTH as reading PCNTL will latch the PLSCNTH automatically into PCNTH.

INPUT CAPTURE 1/PULSE COUNTER LOW REGISTER

Mnemonic: CCL1/PLSCNTL Address: FDh

INPUT CAPTURE 1/PULSE COUNTER HIGH REGISTER

Mnemonic: CCH1/PLSCNTH Address: FEh

INTERRUPT CONTROL

8. INSTRUCTION SET

nuvoTon

The W79E217 executes all the instructions of the standard 8051/52 family. The operations of these instructions, as well as their effects on flag and status bits, are exactly the same. However, the timing of these instructions is different in two ways. Firstly, the W79E217 machine cycle is four clock periods, while the standard-8051/52 machine cycle is twelve clock periods. Secondly, the W79E217 can fetch only once per machine cycle (i.e., four clocks per fetch), while the standard 8051/52 can fetch twice per machine cycle (i.e., six clocks per fetch).

The timing differences create an advantage for the W79E217. There is only one fetch per machine cycle, so the number of machine cycles is usually equal to the number of operands in the instruction. (Jumps and calls do require an additional cycle to calculate the new address.) As a result, the W79E217 reduces the number of dummy fetches and wasted cycles, and therefore improves overall efficiency, compared to the standard 8051/52.

Publication Release Date: March 13, 2009 - 77 - Revision A7.0

Continued

Publication Release Date: March 13, 2009 - 79 - Revision A7.0

Continued

Table 8-1: Instruction Set for W79E217

8.1 Instruction Timing

This section is important because some applications use software instructions to generate timing delays. It also provides more information about timing differences between the W79E217 and the standard 8051/52.

In W79E217, each machine cycle is four clock periods long. Each clock period is called a state, and each machine cycle consists of four states: C1, C2 C3 and C4, in order. Both clock edges are used for internal timing, so the duty cycle of the clock should be as close to 50% as possible.

The W79E217 does one op-code fetch per machine cycle, so, in most instructions, the number of machine cycles required is equal to the number of bytes in the instruction. There are 256 available opcodes. 128 of them are single-cycle instructions, so many op-codes are executed in just four clock periods. Some of the other op-codes are two-cycle instructions, and most of these have two-byte opcodes. However, there are some instructions that have one-byte instructions yet take two cycles to execute. One important example is the MOVX instruction.

In the standard 8051/52, the MOVX instruction is always two machine cycles long. However, in the W79E217, the duration of this instruction is controlled by the software. It can vary from two to nine machine cycles long, and, RD and WR strobe lines are elongated proportionally. This is called stretching, and it gives a lot of flexibility when accessing fast and slow peripherals. It also reduces the amount of external circuitry and software overhead.

The rest of the instructions are three-, four- or five-cycle instructions. At the end of this section, there are timing diagrams that provide an example of each type of instruction (single-cycle, two-cycle, ...).

In summary, there are five types of instructions in the W79E217, based on the number of machine cycles, and each machine cycle is four clock periods long. The standard 8051/52 has only three types of instructions, based on the number of machine cycles, but each machine cycle is twelve clock periods long. As a result, even though the number of categories is higher, each instruction in the W79E217 runs 1.5 to 3 times faster, based on the number of clock periods, than it does in the standard 8051/52.

Figure 8-1: Single Cycle Instruction Timing

Preliminary W79E217A Data Sheet

Figure 8-2: Two Cycles Instruction Timing

Figure 8-3: Three Cycles Instruction Timing

Preliminary W79E217A Data Sheet

nuvoTon

Figure 8-4: Four Cycles Instruction Timing

Figure 8-5: Five Cycles Instruction Timing

8.1.1 External Data Memory Access Timing

The timing for the MOVX instruction is another feature of the W79E217. In the standard 8051/52, the MOVX instruction has a fixed execution time of 2 machine cycles. However, in W79E217, the duration of the access can be controlled by the user.

The instruction starts off as a normal op-code fetch that takes four clocks. In the next machine cycle, W79E217 puts out the external memory address, and the actual access occurs. The user can control the duration of this access by setting the stretch value in CKCON, bits $2 - 0$. As shown in the table below, these three bits can range from zero to seven, resulting in MOVX instructions that take two to nine machine cycles. The default value is one, resulting in a MOVX instruction of three machine cycles.

Stretching only affects the MOVX instruction. There is no effect on any other instruction or its timing; it is as if the state of the CPU is held for the desired period. The timing waveforms when the stretch value is zero, one, and two are shown below.

| M ₂ | M1 | M ₀ | MACHINE CYCLES | ERROR! OBJECTS CANNOT BE CREATED FROM EDITING FIELD CODES. OR ERROR! OBJECTS CANNOT BE CREATED FROM EDITING FIELD CODES. STROBE WIDTH IN CLOCKS | ERROR! OBJECTS CANNOT BE CREATED FROM EDITING FIELD CODES. OR ERROR! OBJECTS CANNOT BE CREATED FROM EDITING FIELD CODES. STROBE WIDTH @ 25 MHZ | ERROR! OBJECTS CANNOT BE CREATED FROM EDITING FIELD CODES. OR ERROR! OBJECTS CANNOT BE CREATED FROM EDITING FIELD CODES. STROBE WIDTH @ 33 MHZ |
|----------------|--------------|----------------|---------------------------------|---|---|---|
| Ω | Ω | Ω | $\overline{2}$ | 2 | 80 nS | 60.6 nS |
| $\mathbf{0}$ | Ω | 1 | 3 (default) | 4 | 160 nS | 121.2 nS |
| 0 | 1 | Ω | 4 | 8 | 320 nS | 242.2 nS |
| 0 | 1 | 1 | 5 | 12 | 480 nS | 363.6 nS |
| 1 | Ω | Ω | 6 | 16 | 640 nS | 484.8 nS |
| 1 | 0 | 1 | 7 | 20 | 800 nS | 606.1 nS |
| 1 | $\mathbf{1}$ | Ω | 8 | 24 | 960 nS | 727.3 nS |
| 1 | 1 | 1 | 9 | 28 | 1120 nS | 848.5 nS |

Table 8-2: Data Memory Cycle Stretch Values

Preliminary W79E217A Data Sheet

Figure 8-6: Data Memory Write with Stretch Value = 0

Figure 8-7: Data Memory Write with Stretch Value = 1

Figure 8-8: Data Memory Write with Stretch Value = 2

9. POWER MANAGEMENT

The W79E217 provides idle mode and power-down mode to control power consumption. These modes are discussed in the next two sections.

9.1 Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer, PWM, ADC and Serial ports blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The ALE and PSEN pins are held high during the Idle state. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine (ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle mode.

The Idle mode can also be exited by activating the reset. The device can be put into reset either by applying a high on the external RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held high for at least two machine cycles i.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When the device is exiting from an Idle mode with a reset, the instruction following the one which put the device into Idle mode is not executed. So there is no danger of unexpected writes.

9.2 Power Down Mode

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity is completely stopped and the power consumption is reduced to the lowest possible value. In this state the ALE and PSEN pins are pulled low (if PWDNH=0). The port pins output the values held by their respective SFRs.

The device will exit the Power Down mode with a reset or by an external interrupt pin enabled (external interrupts 0 and 1). An external reset can be used to exit the Power down state. The high on RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000h. In the Power down mode, the clock is stopped, so the Watchdog timer cannot be used to provide the reset to exit Power down mode.

The device can be waken up from the Power Down mode by forcing an external interrupt pin activation, provided the corresponding interrupt is enabled, while the global enable (EA) bit is set. If these conditions are met, then either a low-level or a falling-edge at external interrupt pin will re-start the oscillator. The device will then execute the interrupt service routine for the corresponding external interrupt. After the interrupt service routine is completed, the program execution returns to the instruction after one which put the device into Power Down mode and continues from there.

Preliminary W79E217A Data Sheet

nuvoTon

Table 9-1: Status of external pins during Idle and Power Down

Note:

- 1. When PWDNH=0.
- 2. When PWDNH=1.

10. RESET CONDITIONS

The user has several hardware related options for placing the W79E217 into reset condition. In general, most register bits go to their reset value irrespective of the reset condition, but there are a few flags whose state depends on the source of reset. The user can use these flags to determine the cause of reset using software. There are three ways of putting the device into reset state. They are External reset, Power-On Reset and Watchdog reset. In general, most registers return to their default values regardless of the source of the reset, but a couple flags depend on the source. As a result, the user can use these flags to determine the cause of the reset.

The rest of this section discusses the three causes of reset and then elaborates on the reset state.

10.1 Sources of reset

10.1.1 External Reset

The device samples the RST pin every machine cycle during state C4. The RST pin must be held high for at least two machine cycles before the reset circuitry applies an internal reset signal. Thus, this reset is a synchronous operation and requires the clock to be running.

The device remains in the reset state as long as RST is one and remains there up to two machine cycles after RST is deactivated. Then, the device begins program execution at 0000h. There are no flags associated with the external reset, but, since the other two reset sources do have flags, the external reset is the cause if those flags are clear.

10.1.2 Power-On Reset (POR)

If the power supply falls below V_{rst} , the device goes into the reset state. When the power supply returns to proper levels, the device performs a power-on reset and sets the POR flag. The software should clear the POR flag, or it will be difficult to determine the source of future resets.

10.1.3 Watchdog Timer Reset

The Watchdog Timer is a free-running timer with programmable time-out intervals. The program must clear the Watchdog Timer before the time-out interval is reached to restart the count. If the time-out interval is reached, an interrupt flag is set. 512 clocks later, if the Watchdog Reset is enabled and the Watchdog Timer has not been cleared, the Watchdog Timer generates a reset. The reset condition is maintained by the hardware for two machine cycles, and the WTRF bit in WDCON is set. Afterwards, the device begins program execution at 0000h.

10.2 Reset State

When the device is reset, most registers return to their initial state. The Watchdog Timer is disabled if the reset source was a power-on reset. The port registers are set to FFh, which puts most of the port pins in a high state and makes Port 0 float (as it does not have on-chip pull-up resistors). The Program Counter is set to 0000h, and the stack pointer is reset to 07h. After this, the device remains in the reset state as long as the reset conditions are satisfied.

Reset does not affect the on-chip RAM, however, so RAM is preserved as long as VDD remains above approximately 2 V, the minimum operating voltage for the RAM. If VDD falls below 2 V, the RAM contents are also lost. In either case, the stack pointer is always reset, so the stack contents are lost.

The WDCON SFR bits are set/cleared in reset condition depends on the source of the reset. The WDCON SFR is set to a 0x0x0xx0b on an external reset. WTRF is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF is not altered by an external reset. POR is set to 1 by a power-on reset. EWT is cleared to 0 on a Power-on reset and unaffected by other resets. All the bits in this SFR have unrestricted read access. POR, WDIF, EWT and RWT bits require Timed Access (TA) procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register description. Table below lists the different reset values for WDCON due to different sources of reset.

11. INTERRUPTS

The device has a four priority level interrupt structure with 20 interrupt sources. Each of the interrupt sources has an individual priority bit, flag, interrupt vector and enable bit. In addition, all the interrupts can be globally enabled or disabled.

11.1 Interrupt Sources

The External Interrupts INTO and INT1 can be either edge triggered or level triggered, depending on bits IT0 and IT1. The bits IE0 and IE1 in the TCON register are the flags which are checked to generate the interrupt. In the edge triggered mode, the INTx inputs are sampled in every machine cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag IEx in TCON is set. The flag bit requests the interrupt. Since the external interrupts are sampled every machine cycle, they have to be held high or low for at least one complete machine cycle. The IEx flag is automatically cleared when the service routine is called. If the level triggered mode is selected, then the requesting source has to hold the pin low till the interrupt is serviced. The IEx flag will not be cleared by the hardware on entering the service routine. If the interrupt continues to be held low even after the service routine is completed, then the processor may acknowledge another interrupt request from the same source. Note that the external interrupts INT2 are edge trigger only. By default, the individual interrupt flag corresponding to external interrupt 2 to 5 must be cleared manually by software. It can be configured with hardware cleared by setting the corresponding bit HCx in T2MOD register. For instance, if HC2 is set hardware will clear IE2 flag after program enters the interrupt 2 service routine. While for INT3 to INT5 can detect the rising, falling or both edges which function are selectable by software located in INTCTRL [5:0] register. The Timer 0 and 1 Interrupts are generated by the TF0 and TF1 flags. These flags are set by the overflow in the Timer 0 and Timer 1. The TF0 and TF1 flags are automatically cleared by the hardware when the timer interrupt is serviced. The Timer 2 interrupt is generated by a logical OR of the TF2 and the EXF2 flags. These flags are set by overflow or capture/reload events in the timer 2 operation. The hardware does not clear these flags when a timer 2 interrupt is executed. Software has to resolve the cause of the interrupt between TF2 and EXF2 and clear the appropriate flag.

When ADC conversion is completed hardware will set flag ADCI to logic high to request ADC interrupt if bit EADC (IE.6) is in high state. ADCI is cleared by software only.

The I2C function can generate interrupt, if EI2C and EA bits are enabled, when SI Flag is set due to a new I2C status code is generated, SI flag is generated by hardware and must be cleared by software.

The Watchdog timer can be used as a system monitor or a simple timer. In either case, when the timeout count is reached, the Watchdog timer interrupt flag WDIF (WDCON.3) is set. If the interrupt is enabled by the enable bit EIE.4, then an interrupt will occur.

All the bits that generate interrupts can be set or reset by hardware, and thereby software initiated interrupts can be generated. Each of the individual interrupts can be enabled or disabled by setting or clearing a bit in the IE SFR. IE also has a global enable/disable bit EA, which can be cleared to disable all interrupts.

11.2 Priority Level Structure

There are four priority levels for the interrupts; highest, high, low and lowest. The other interrupt source can be individually set to either high or low levels. Naturally, a higher priority interrupt cannot be interrupted by a lower priority interrupt. However there exists a predefined hierarchy amongst the interrupts themselves. This hierarchy comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level. This hierarchy is defined as shown below; the interrupts are numbered starting from the highest priority to the lowest.

Table 11- 1: Priority structure of interrupts

The interrupt flags are sampled every machine cycle. In the same machine cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met, the hardware will

execute an internally generated LCALL instruction which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are;

1. An interrupt of equal or higher priority is not currently being serviced.

2. The current polling cycle is the last machine cycle of the instruction currently being executed.

3. The current instruction does not involve a write to IE, EIE, EIE1, IP, EIP, EIP1, IPH, EIPH or EIP1H registers and is not a RETI.

If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every machine cycle, with the interrupts sampled in the same machine cycle. If an interrupt flag is active in one cycle but not responded to, and is not active when the above conditions are met, the denied interrupt will not be serviced. This means that active interrupts are not remembered; every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This may or may not clear the flag which caused the interrupt. In case of Timer interrupts, the TF0 or TF1 flags are cleared by hardware whenever the processor vectors to the appropriate timer service routine. In case of external interrupt, INT0 and INT1, the flags are cleared only if they are edge triggered. In case of Serial interrupts, the flags are not cleared by hardware. In the case of Timer 2 interrupt, the flags are not cleared by hardware. The Watchdog timer interrupt flag WDIF has to be cleared by software. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack, but does not save the Program Status Word PSW. The PC is reloaded with the vector address of that interrupt which caused the LCALL. These address of vector for the different sources are shown in [Table 11- 1: Priority structure of](#page-90-0) [interrupts](#page-90-0).

Table 11- 2: Four-level interrupt priority

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the IP, IPH, EIP, EIPH, EIP1 and EIP1H registers. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. So, if two requests of different priority levels are received simultaneously, the request of higher priority level is serviced.

If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve simultaneous requests of the same priority level.

As below Table summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, arbitration ranking, and whether each interrupt may wake up the CPU from Power Down mode.

| SOURCE | FLAG | VECTOR ADDRESS | INTERRUPT ENABLE BITS | INTERRUPT PRIORITY CONTROL BITS | ARBITRATION RANKING | POWER DOWN WAKEUP |
|---|-------------------------------------|---------------------------------|--|--|--------------------------------------|--|
| External Interrupt 0 | IE ₀ | 0003H | EX0 (IE.0) | IPH.0, IP.0 | 1(highest) | Yes |
| Timer 0 Overflow | TF ₀ | 000BH | ET0 (IE.1) | IPH.1, IP.1 | $\overline{2}$ | No |
| External Interrupt 1 | IE ₁ | 0013H | EX1 (IE.2) | IPH.2, IP.2 | 3 | Yes |
| Timer 1 Overflow | TF1 | 001BH | ET1 (IE.3) | IPH.3,IP.3 | $\overline{4}$ | No |
| Serial Port | $RI + TI$ | 0023H | ES (IE.4) | IPH.4, IP.4 | 5 | No |
| Timer 2 Overflow | $TF2 + EXF2$ | 002BH | ET2 (IE.5) | 6 IPH.5, IP.5 | | No |
| A/D Converter | ADCI | 0033H | EADC (IE.6) | $\overline{7}$ IPH.6, IP.6 | | No |
| I2C Channel | I _{2C} SI | 003BH | EI2C (EIE.0) | EIPH.0, EIP.0 | 8 | No |
| Serial Port 1 | $RI 1 + TI 1$ | 007BH | ES1 (EIE.7) | EIPH.7, EIP.7 | 9 | No |
| SPI interrupt | SPIF/MODF/ SPIOVF | 0083H | ESPI (EIE1.0) | EIP1H.0. EIP1.0 | 10 | No |
| External Interrupt 2 | IE ₂ | 0043H | EX2 (EIE.2) | EIPH.2, EIP.2 | 11 | No |
| External Interrupt 3 | IE ₃ | 004BH | EX3 (EIE.3) | EIPH.3, EIP.3 | 12 | No |
| External Interrupt 4 | IF4 | 0053H | EX4 (EIE.5) | EIPH.5, EIP.5 | 13 | No |
| External Interrupt 5 | IE ₅ | 005BH | EX5 (EIE.6) | EIPH.6, EIP.6 | 14 | No |
| PWM Period | PWMF | 0073H | EPWM (EIE1.1) | EIP1H.1 EIP1.1 | 15 | No |
| PWM Brake | BKF | 006BH | EBK (EIE1.2) | EIP1H.2, EIP1.2 | 16 | No |
| Timer 3 Overflow | TF ₃ | 008BH | EIP1H.3, ET3 (EIE1.3) EIP1.3 | | 17 | No |
| Capture Input/Direction Interrupt/QEI | CPTF0/QEIF+ CPTF1/DIRF+ CPTF2 | 0093H | ECPTF (EIE1.4) | $EIP1H.4$, EIP1.4 | 18 | No |
| NVM Interrupt | NVMF | 009BH | ENVMI (EIE1.5) | EIP1H.5, EIP1.5 | 19 | No |
| Watchdog Timer | WDIF | 0063H | EWDI (EIE.4) | EIPH.4, EIP.4 | 20 | No |

Table 11- 3: Vector location for Interrupt sources and power down wakeup

11.2.1 Response Time

The response time for each interrupt source depends on several factors like nature of the interrupt and the instruction under progress. In the case of external interrupt INT0 to INT5, they are sampled at C3 of every machine cycle and then their corresponding interrupt flags IE0 and IE1 will be set or reset. Similarly, the Serial port flags RI/RI_1 and TI/TI_1 are set in C4 of last machine cycle. The Timer 0 and 1 overflow flags are set at C3 of the machine cycle in which overflow has occurred. These flag values are polled only in the next machine cycle. If a request is active and all three conditions are met, then the hardware generated LCALL is executed. This call itself takes four machine cycles to be completed. Thus there is a minimum time of five machine cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last machine cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is in service) occurs if the device is performing a write to IE, IP, IPH, EIE, EIP, EIPH, EIE1, EIP1 or EIP1H and then executes a MUL or DIV instruction. From the time an interrupt source is activated, the longest reaction time is 12 machine cycles. This includes 1 machine cycle to detect the interrupt, 2 machine cycles to complete the IE, IP, IPH, EIE, EIP, EIPH, EIE1, EIP1 or EIP1H access, 5 machine cycles to complete the MUL or DIV instruction and 4 machine cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 5 machine cycles and not more than 12 machine cycles. The maximum latency of 12 machine cycle is 48 clock cycles. Note that in the standard 8051 the maximum latency is 8 machine cycles which equals 96 machine cycles. This is a 50% reduction in terms of clock periods.

12. PROGRAMMABLE TIMERS/COUNTERS

The W79E217 has three 16-bit programmable timer/counters.

12.1 Timer/Counters 0 & 1

TM0 and TM1 are 16-bit Timer/Counters, and there are nearly identical. Each of these Timer/Counters has two 8 bit registers which form the 16 bits counting register. For Timer/Counter 0, it consists of TH0, the upper 8 bits register, and TL0, the lower 8 bit register. Similarly Timer/Counter 1 has two 8 bits registers; TH1 and TL1. The two timers can be configured to operate either as timers, counting machine cycles or as counters counting external inputs.

When configured as a "Timer", the timer counts clock cycles. In "Counter" mode, the register is incremented on the falling edge of the corresponding external input pins, T0 for Timer 0 and T1 for Timer 1. The T0 and T1 inputs are sampled in every machine cycle at C4. If the sampled value is high in one machine cycle and low in the next, then a valid high to low transition on the pin is recognized and the count register is incremented. Since it takes two machine cycles to recognize a negative transition on the pin, therefore the maximum counting rate is 1/8 of the master clock frequency. In both "Timer" and "Counter" mode, the count register is updated at C3. Therefore, in the "Timer" mode, the recognized negative transition on pin T0 and T1 can cause the count register value to be updated only in the machine cycle following the one in which the negative edge was detected.

The "Timer" or "Counter" function is selected by the " C/\overline{T} " bit in the TMOD Special Function Register. Each Timer/Counter has one selection bit for its own; bit 2 of TMOD selects the function for Timer/Counter 0 and bit 6 of TMOD selects the function for Timer/Counter 1. In addition each Timer/Counter can be set to operate in any one of four possible modes. The mode selection is done by bits M0 and M1 in the TMOD SFR.

12.1.1 Time-Base Selection

The W79E217 can operate like the standard 8051/52 family, counting at the rate of 1/12 of the clock speed, or in turbo mode, counting at the rate of 1/4 clock speed. The speed is controlled by the T0M and T1M bits in CKCON, and the default value is zero, which uses the standard 8051/52 speed.

12.1.2 Mode 0

In Mode 0, the timer/counter is a 13-bit counter. The 13-bit counter consists of THx (8 MSB) and the five lower bits of TLx (5 LSB). The upper three bits of TLx are ignored. The timer/counter is enabled when TRx is set and either GATE is 0 or $\overline{\text{INTx}}$ is 1. When C/ $\overline{\text{T}}$ is 0, the timer/counter counts clock cycles; when C/T is 1, it counts falling edges on T0 (P3.4 for Timer 0) or T1 (P3.5 for Timer 1). For clock cycles, the time base may be 1/12 or 1/4 clock speed, and the falling edge of the clock increments the counter. When the 13-bit value moves from 1FFFh to 0000h, the timer overflow flag TFx is set, and an interrupt occurs if enabled. This is illustrated in next figure below.

12.1.3 Mode 1

Mode 1 is the same as Mode 0, except that the timer/counter is 16 bits, instead of 13 bits.

Figure 12-1: Timer/Counters 0 & 1 in Mode 0 and Mode 1

12.1.4 Mode 2

In Mode 2, the timer/counter is in the Auto Reload Mode. In this mode, TLx acts as an 8 bits count register, while THx holds the reload value. When the TLx register overflows from FFh to 00h, the TFx bit in TCON is set and TLx is reloaded with the contents of THx, and the counting process continues. The reload operation leaves the contents of the THx register unchanged. Counting is enabled by the TRx bit and proper setting of GATE and INTx pins. As in the other two modes 0 and 1, mode 2 allows counting of either clock cycles (clock/12 or clock/4) or pulses on pin Tn.

Figure 12-2: Timer/Counter 0 & 1 in Mode 2

12.1.5 Mode 3

Mode 3 is used when an extra 8-bit timer is needed. It has different effect on Timer 0 and Timer 1. TL0 and TH0 become two separate 8 bits counters. TL0 uses the Timer 0 control bits C/\overline{T} , GATE, TR0, INT0 and TF0, and it can be used to count clock cycles (clock/12 or clock/4) or falling edges on pin T0, as determined by C/\overline{T} (TMOD.2). TH0 becomes a clock-cycle counter (clock/12 or clock/4) and takes over the Timer 1 enable bit TR1 and overflow flag TF1. In contrast, mode 3 simply freezes Timer 1. If Timer 0 is in mode 3, Timer 1 can still be used in modes 0, 1 and 2, but it no longer has control over TR1 and TF1. Therefore when Timer 0 is in Mode 3, Timer 1 can only count oscillator cycles, and it does not have an interrupt or flag. With these limitations, baud rate generation is its most practical application, but other time-base functions may be achieved by reading the registers.

Figure 12-3: Timer/Counter Mode 3

12.2 Timer/Counter 2

Timer/Counter 2 is a 16-bit up/down-counter equipped with a capture/reload capability. The clock source for Timer/Counter 2 may be the external T2 pin ($C/\overline{T2} = 1$) or the crystal oscillator ($C/\overline{T2} = 0$), divided by 12 or 4. The clock is enabled and disabled by TR2. Timer/Counter 2 runs in one of four operating modes, each of which is discussed below.

12.2.1 Capture Mode

nuvoTon

Capture mode is enabled by setting CP/RL2 in T2CON to 1. In capture mode, Timer/Counter 2 is a 16-bit up-counter. When the counter rolls over from FFFFh to 0000h, the timer overflow flag TF2 is set, and an interrupt is generated, if enabled.

If the EXEN2 bit is set, a negative transition on the T2EX pin captures the current value of TL2 and TH2 in the RCAP2L and RCAP2H registers. It also sets the EXF2 bit in T2CON, which generates an interrupt if enabled. In addition, if the T2CR bit in T2MOD is set, the W79E217 resets Timer 2 automatically after each capture. This is illustrated below.

Figure 12-4: Timer2 16-Bit Capture Mode

12.2.2 Auto-reload Mode, Counting up

This mode is enabled by clearing $CP/RL2$ in T2CON register and DCEN in T2MOD. In this mode, Timer/Counter 2 is a 16-bit up-counter. When the counter rolls over from FFFFh to 0000h, the timer overflow flag TF2 is set, and TL2 and TH2 capture the contents of RCAP2L and RCAP2H, respectively. Alternatively, if EXEN2 is set, a negative transition on the T2EX pin causes a reload, which also sets the EXF2 bit in T2CON.

Figure 12-5: 16-Bit Auto-reload Mode, Counting Up

12.2.3 Auto-reload Mode, Counting Up/Down

This mode is enabled by clearing $CP / RL2$ in T2CON and setting DCEN in T2MOD. In this mode, Timer/Counter 2 is a 16-bit up/down-counter, whose direction is controlled by the T2EX pin (1 = up, 0 = down). If Timer/Counter 2 is counting up, an overflow reloads TL2 and TH2 with the contents of the capture registers RCAP2L and RCAP2H. If Timer/Counter 2 is counting down, TL2 and TH2 are loaded with FFFFh when the contents of Timer/Counter 2 equal the capture registers RCAP2L and RCAP2H. Regardless of direction, reloading sets the TF2 bit. It also toggles the EXF2 bit, but the EXF2 bit can not generate an interrupt in this mode. This is illustrated below.

Figure 12-6: 16-Bit Auto-reload Up/Down Counter

12.2.4 Baud Rate Generator Mode

nuvoTon

Baud rate generator mode is enabled by setting either RCLK or TCLK in T2CON. In baud rate generator mode, Timer/Counter 2 is a 16-bit counter with auto-reload when the count rolls over from FFFFh. However, rolling-over does not set TF2. If EXEN2 is set, then a negative transition on the T2EX pin sets EXF2 bit in the T2CON register and causes an interrupt request.

Figure 12-7: Baud Rate Generator Mode

13. WATCHDOG TIMER

The Watchdog Timer is a free-running timer that can be programmed to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock to determine the time-out interval. When the time-out occurs, a flag is set, which can generate an interrupt or a system reset, if enabled. The interrupt will occur if its interrupt and global interrupt enables are set. The interrupt and reset functions are independent of each other and may be used separately or together.

The main use of the Watchdog Timer is as a system monitor. In case of power glitches or electromagnetic interference, the processor may begin to execute errant code. The Watchdog Timer helps W79E217 recovers from these states. During development, the code is first written without the watchdog interrupt or reset. Then, the watchdog interrupt is enabled to identify code locations where the interrupt occurs, and instructions are inserted to reset the Watchdog Timer in these locations. In the final version, the watchdog interrupt is disabled, and the watchdog reset is enabled. If errant code is executed, the Watchdog Timer is not reset at the required times, so a Watchdog Timer reset occurs.

When used as a simple timer, the reset and interrupt functions are disabled. The Watchdog Timer can be started by RWT and sets the WDIF flag after the selected time interval. Meanwhile, the program polls the WDIF flag to find out when the selected time interval has passed. Alternatively, the Watchdog Timer can also be used as a very long timer. In this case, the interrupt feature is enabled.

Figure 13-1: Watchdog Timer

The Watchdog Timer should be started by RWT because this ensures that the timer starts from a known state. The RWT bit is self-clearing; i.e., after writing a 1 to this bit, the bit is automatically cleared. After setting RWT, the Watchdog Timer begins counting clock cycles. The time-out interval is selected by WD1 and WD0 (CKCON.7 and CKCON.6).

| WD ₁ | WD ₀ | INTERRUPT TIME-OUT | RESET TIME-OUT | NUMBER OF CLOCKS | TIME @ 10 MHZ | TIME @ 11.0592 MHZ | TIME @ 25 MHZ |
|-----------------|-----------------|-------------------------------------|---------------------------------|-----------------------------------|-------------------------|------------------------------|-------------------------|
| l 0 | 0 | 2^{17} | 2^{17} + 512 | 131072 | 13.11 mS | 11.85 mS | 5.24 mS |
| l 0 | | 2^{20} | 2^{20} + 512 | 1048576 | 104.86 mS | 94.81 mS | 41.94 mS |
| | 0 | 2^{23} | 2^{23} + 512 | 8388608 | 838.86 mS | 758.52 mS | 335.54 mS |
| | | 2^{26} | 2^{26} + 512 | 67108864 | 6710.89 mS | 6068.15 mS | 2684.35 mS |

Table 13-1: Time-out values for the Watchdog Timer

When the selected time-out occurs, the watchdog interrupt flag WDIF (WDCON.3) is set. After watchdog time-out, and if Watchdog Timer Reset EWT (WDCON.1) is enabled, the Watchdog Timer

will cause a reset 512 clocks later. This reset lasts two machine cycles, and the Watchdog Timer reset flag WTRF (WDCON.2) is set, which indicates that the Watchdog Timer caused the reset. RWT can be used to clear Watchdog timer before a time-out occurs.

The Watchdog Timer is disabled by a power-on/fail reset. The external reset and Watchdog Timer reset can not disable Watchdog Timer, instead it only restart the Timer.

The control bits that support the Watchdog Timer are described as below:

Watchdog Timer Control (WDCON)

The POR, EWT, WDIF and RWT bits are protected by the Timed Access procedure. This procedure prevents software, especially errant code, from accidentally enabling or disabling the Watchdog Timer. An example is provided below.

Preliminary W79E217A Data Sheet

nuvoTon

Clock Control

WD1, WD0: CKCON.7, CKCON.6 - Watchdog Timer Mode select bits. These two bits select the timeout interval for the Watchdog Timer. The reset interval is 512 clocks longer than the selected interval. The default time-out is 2^{17} clocks, the shortest time-out period.

14. PULSE-WIDTH-MODULATED (PWM) OUTPUTS

14.1 PWM Features

The PWM block supports the following features;

- Four 12-bit PWM channels or complementary pairs:
	- 4 independent PWM outputs: PWM0, PWM2, PWM4 & PWM6.
	- 4 complementary PWM pairs with insertion of programmable dead-time: (PWM0,PWM1), (PWM2,PWM3), (PWM4,PWM5), (PWM6,PWM7)
- Three operation mode: Edge aligned mode, Center aligned mode and Single shot mode.
- Programmable dead-time insertion between paired PWMs.
- Output override control for Electrically Commutated Motor operation.
- Hardware/software brake protection.
- Support 2 independent interrupts:
	- Interrupt request when up/down counter comparison matched or underflow.
	- Interrupt request when external brake asserted.
- Flexible operation in debug mode.
- High Source/Sink current.

The outputs for PWM0 to PWM7 are on P2[5:0] (PWM[5:0]) and P5[1:0] (PWM [7:6]) respectively. After CPU reset, the internal output of each PWM channel depends on the output controls and polarity settings. The interval between successive outputs is controlled by a 12-bit up/down counter which uses the oscillator frequency with configurable internal clock prescaler as its input. The PWM counter clock, has the frequency as the clock source $F_{PWM} = F_{OSC}/P$ rescaler. The following is the block diagram for PWM.

Figure 14-1: PWM Block Diagram

14.2 PWM Control Registers

The overall functioning of the PWM module is controlled by the contents of the PWMCON1 register. The operation of most of the control bits is straightforward. For example PWM0I is an invert bit for each output which causes results in the output to have the opposite value compared to its noninverted output. The transfer of the data from the Counter and Compare registers to the control registers is controlled by the PWMCON1.6 (load) while PWMCON1.7 (PWMRUN) allows the PWM to be either in the run or idle state.

If the Brake pin is not used to control the brake function, the "Brake when PWM is not running" function can be used to cause the outputs to have a given state when the PWM is halted. This approach should be used only in time critical situations when there is not sufficient time to use the approach outlined above, since going from the Brake state to run without causing an undefined state on the outputs is not straightforward. A discussion on this topic is included in the section on PWMCON2.

The Brake function, which is controlled by the contents of the PWMCON2 register, is somewhat unique. In general, when Brake is asserted, the eight PWM outputs are forced to a user selected state, namely the state selected by PWMCON3. As shown in the description of the operation of the PWMCON2 register, if PWMCON2.4, BKEN, is a "1" brake is asserted under the control PWMCON2.7, BKCH, and PWMCON2.5, BPEN. As shown, if both are a "0", brake is asserted. If PWMCON2.7 is a "1", brake is asserted when the PWMRUN bit, PWMCON1.7, is a "0". If PWMCON2.6, BKPS, is a "1", brake is asserted when the Brake Pin, P1.1, has the same polarity as PWMCON2.6. When brake is asserted in response to this pin, the PWMRUN bit in PWMCON1.7 is automatically cleared, and BKF (PWMCON4.0) flag will be set. When both BKCH and BPEN are "1", BKF will be set when Brake pin is asserted, but PWM generator continues to run. With this special condition, the PWM output does not follow PWMnB, instead it output continuously as per normal without affected by the brake.

Since the Brake Pin being asserted will automatically clear the PWMRUN (PWMCON1.7) and BKF (PWMCON4.0) flag will be set, the user program can poll this bit or enable PWMís brake interrupt to determine when the Brake Pin causes a brake to occur. The other method for detecting a brake caused by the Brake Pin would be to tie the Brake Pin to one of the external interrupt pins. This latter approach is needed if the Brake signal is of insufficient length to ensure that it can be captured by a polling routine. When, after being asserted, the condition causing the brake is removed, the PWM outputs go to whatever state that had immediately prior to the brake. This means that in order to go from brake being asserted to having the PWM run without going through an indeterminate state, care must be taken. If the Brake Pin causes brake to be asserted, the following prototype code will allow the PWM to go from brake to run smoothly by software polling BKF flag or enable PWM's interrupt.

• Rewrite PWMCON2 to change from Brake Pin enabled to S/W Brake.

• Write PWM (0, 2, 4, 6) Compare register to always "1", FFFh, or always "0", 000h, to initialize PWM output to a High or Low, respectively.

- Clear BKF flag.
- Set PWMCON1 to enable PWMRUN and Load.
- Poll Brake Pin until it is no longer active.
- Poll PWMCON1 to find that Load Bit PWMCON1.6 is "0". When "0":
- Write PWMP (0, 2, 4, and 6) Counter register for desired pulse widths and counter reload values.
- Set PWMCON1 to Run and Transfer.

Note that if a narrow pulse on the Brake Pin causes brake to be asserted, it may not be possible to go through the above code before the end of the pulse. In this case, in addition to the code shown, an

Preliminary W79E217A Data Sheet

nuvoTon

external latch on the Brake Pin may be required to ensure that there is a smooth transition in going from brake to run. **A compare value greater than the counter reloaded value resulted in the PWM output being high. In addition there are two special cases. A compare value of all zeroes, 000H, causes the output to remain permanently Low. A compare value of all ones, FFFH, results in the PWM output remaining permanently High.**

Figure 14-2: PWM Time-base Generator and Brake Function

The PWMP register fact that writes are not into the Counter register that controls the counter; rather they are into a holding register. As described below the transfer of data from this holding register, into the register which contains the actual reload value, is controlled by the userís program. The width of each PWM output pulse is determined by the value in the appropriate compare register. Each PWM register pair of **(PWMPH,PWMPL), (PWM0H,PWM0L), (PWM2H,PWM2L), (PWM4H,PWM4L)** and (**PWM6H,PWM6L**),in the format of 12-bit width by combining 4 LSB of high byte and 8 MSB bits of low

byte, decides the PWM period and each channelís duty cycle. The following equations show the formula for period and duty for each pwm operation mode:

Edge aligned:

Single shot:

Centre aligned:

Note: "duty" refers to PWM0~3 register value.

14.3 PWM Pin Structures

As show in the following diagrams, PWM pin structures are controllable through PWM options bits (PWMEE/PWMOE) and SFR PWMCON4 bits (PWMEOM/PWMOOM/PWM6OM/PWM7OM).

Table 14-1: PWM pin structures (during internal rom execution)

Table 14-2: PWM pin structures (during external rom execution)

Note: PWMEOM/PWMOOM/PWM6OM/PWM7OM are cleared to zero when CPU in reset state. Thus, the port pins that multi-function with PWM will be tri-stated on default. User is required to set the bits to enable GPIO/PWM outputs.

Preliminary W79E217A Data Sheet

Figure 14-3: PWM0, 2 & 4 I/O pins

Figure 14-4: PWM1, 3 & 5 I/O pins

Figure 14-5: PWM6 I/O pin
nuvoTon

Figure 14-6: PWM7 I/O pin

Figure 14-7: Even PWM Output

Figure 14-8: Odd PWM Output

14.4 Complementary PWM with Dead-time and Override functions

nuvoTon

In this module there are four duty-cycle generators, from 0 through 3. The total of eight PWM output pins in this module, from 0 through 7. The eight PWM outputs are grouped into output pairs of even and odd numbered outputs. In complimentary modes, the odd PWM pins must always be the complement of the corresponding even PWM pin. For example, PWM1 will be the complement of PWM0. PWM3 will be the complement of PWM2, PWM5 will be the complement of PWM4 and PWM7 will be the complement of PWM6. Complementary mode is enabled only when both PWMeEN and the corresponding PWMoEN are set to high. The time base for the PWM module is provided by its own 12-bit timer, which also incorporates selectable prescaler options.

Note: PWM pairs of (PWM2, 3), (PWM4, 5) and (PWM6, 7) are in the same structure as pair of (PWM0, 1). (Refer to [Figure 14-9](#page-109-0)).

Figure 14-9: Complementary PWM with Dead-time and Override functions

14.5 Dead-Time Insertion

nuvoTon

The dead time generator inserts an "off" period called "dead time" between the turnings off of one pin to the turning on of the complementary pin of the paired pins. This is to prevent damage to the power switching devices that will be connected to the PWM output pins. Each complementary output pair for the PWM module has 6-bits counter used to produce the dead time insertion. Each dead time unit has a rising and falling edge detector connected to the duty cycle comparison output. The dead time is loaded into the timer on the detected PWM edge event. Depending on whether the edge is rising or falling, one of the transitions on the complementary outputs is delayed until the timer counts down to zero. A timing diagram indicating the dead time insertion for one pair of PWM outputs is shown in [Figure 14-10](#page-110-0) and [Figure 14-11](#page-110-1).

Figure 14-10: Effect of Dead-Time for complementary pairs (rising edge)

Figure 14-11: Effect of Dead-Time for complementary pairs (falling edge)

Note: User need to take care that power switches should not be use when PWM pair is asserted (high) at the same time.

PDTCO and PDTC1 have time access protection in writing access. In Power inverter application, a dead time insertion avoids the upper and lower switches of the half bridge from being active at the

same time. Hence the dead time control is crucial to proper operation of a system. Some amount of time must be provided between turning off of one PWM output in a complementary pair and turning on the other transistor as the power output devices cannot switch instantaneously.

Figure 14-12: Override Flow Diagram

Each of the PWM output channels can be manually overridden by using the appropriate bits in the POVD and POVM registers. This function allow user to drive the PWM I/O pins to specified logic states independent of the duty cycle comparison units. The PWM override bits are useful when controlling various types of Electrically Commutated Motor (ECM) like a BLDC motor. The POVD register contains eight bits, POVD[7:0]. It determines which PWM I/O pins will be overridden. On reset, POVD is 00H.

The POVM register contains eight bits, POVM[7:0]. It determines the state of the PWM I/O pins when a particular output is overridden via the POVD bits. On reset, POVM is 00H. The POVM[7:0] bits are active-high. When the POVM[7:0] bits are set, the corresponding POVD[7:0] bit will have effect on the PWM output. When one of the POVM bits is set, the output on the corresponding PWM I/O pin will be determined by the state of corresponding POVD bit. When a POVM bit is clear, the PWM pin will be driven to its active state. The odd channel is always the complement of the even channel with dead time inserted.. [Figure 14-13](#page-112-0) demonstrates the override function in complementary mode.

nuvoTon

Figure 14-13: Override bit in complementary mode

Assume rising edge dead time insertion; refer to [Figure 14-12: Override Flow Diagram](#page-111-0). Example: POVM0 = 1 and POVM1 = 0; PWM0EN and PWM1EN = 1;

- a. Odd override bits have no effect in complementary mode.
- b. Even override bit is activated, which causes the Odd PWM to deactivate.
- c. Dead-Time insertion.
- d. Even PWM activated after the dead-time.
- e. Even override bit is deactivated, which causes the Even PWM to deactivate.
- f. Dead-Time insertion.
- g. Odd PWM is activated after the dead time.

Figure 14-14: Example 1 of Output Even & Odd Override

nuvoTon

Table 14-3: Example 1 of Output Even & Odd Override

Figure 14-15: Example 2 of Output Override

Table 14-4: Example 2 of Output Override

14.7 Edge Aligned PWM (up-counter)

nuvoTon

Figure 14-16: Edge-Aligned PWM

In edge-aligned PWM Output mode, the 12 bits counter will starts counting from 0 to match with the value of the duty cycle PWM0 (old). When the match occurs, it will toggle the PWM0 output waveform to low. After CPU resets, the value of PWM0 waveform at starts of counter depend on the polarity setting located in the Option bits. At this point a new PWM0 (new) is written. The counter will continue counting to match with the value of the period register, PWMP (old) and toggle the PWM0 waveform to high. Please take note that PWM0 and PWMP is a double-buffered register used to set the duty cycle and counting period for the PWM time base respectively. For the $1st$ buffer it is accessible by user while the 2^{nd} buffer holds the actual compare value used in the present period. Load bit must be set to 1 to enable the value to be loaded in to the 2^{nd} buffer register when counter underflow/match.

When the counter matches the PWMP (old) it will automatically update the new duty cycle register and the counter will again starts counting upwards to match the value PWM0 (new). At this point it will toggle the PWM0 waveform to low. New PWMP is written at this point. When the counter continues counting to match the PWMP (old), again the PWM0 waveform will be toggle to high. The counter starts counting from 0 again; at this point the value is PWM0 (new) and PWMP (new) to be match by the counter and once the counter matches these values it will be toggle at the PWM output.

nuvoTon

Figure 14-17: Edge-Aligned Flow Diagram

nuvoTon

Figure 14-18: Program Flow for Edge-Aligned mode

Figure 14-19: PWM0 Edge Aligned Waveform Output

14.8 Center Aligned PWM (up/down counter)

nuvoTon

Figure 14-20: Center-Aligned Mode

Center-aligned PWM signals are produced by the module when the PWM time base is configured in an Up/Down Counting mode (see [Figure 14-20](#page-117-0)). The counter will start counting-up from 0 to match the value of PWM0 (old); this will cause the toggling of the PWM0 output to low. The CPU reset states determine the starts value of PWM0 waveform at starts of counter lies on the polarity setting located in the Option bits. At this time the new PWM0 is written to the register. Counter continue to count and match with the PWMP (old). Upon reaching this states counter is configured automatically to down counting and toggle the PWM0 output when counter matches the PWM0 (old) value. Interrupt request when up/down counter underflow. Once the counter reaches 0 it will update the duty cycle register with Load = 1. Up-counting is continues with the matching at PWM0 (new) follow by a low toggle at the PWM0 output. By this time the PWMP buffer is still consist of the PWMP (old) value. A new PWMP is written. So the counter will still matches with this value and continues with down counting and matched the PWM0 (new) and toggle the PWM0 output.

Again updates on the PWM period register is reflected on the $3rd$ cycle of the diagram by starts counting from 0 to match the PWM0 (new) and toggle at the PWM0 output to low. Counter is continuing up-counting, upon reaching the PWMP (new) it is matched. Then counter is down counting automatically to match at the PWM0 (new) to get a toggle high at PWM0 output.

nuvoTon

Figure 14-21: Center-aligned Flow Diagram

Figure 14-22: PWM0 Center Aligned Waveform Output

14.9 Single Shot (Up-Counter)

Figure 14-23: Single Shot Mode

The single shot mode PWM module will produce single pulse output. Single-pulse operation is configured when the PMOD1:PMOD0 bits are set to '01' in PWMCON3 register. This mode of operation is useful for driving certain types of ECMs. In this mode, the PWM counter will start counting upwards when the PWMRUN is set to 1. When the counter value matches with the PWMP register, PWM interrupt will be generated if it is enable and PWMF is set and counter will reset to zero on the following input clock edge and PWMRUN will be cleared by hardware. Duty cycle of PWM channels are determined by the respective PWMx registers, where $x = 0,2,4,6$

Example Steps of setting up Single Shot:-

- 1. Set initial state = 0 (controlled by EPOL option bit)
- 2. PWM0EN=0, POVM.0=0, PWM0I=0, PWM0=0000H(for keep comparator output in low state), PWMP=0001H(let the period as short as possible)
- 3. PWMRUN=1(Do a dummy PWMRUN for loading PWM0 to compare register0, which make comparator output LOW always.
- 4. PWM0EN=1, now the PWM0 pin should be still in 0 state.
- 5. PWMP=xxxxH(controls a period), PWM0=yyyyH(controls duty or pulse width)
- 6. PWMRUN=1(this time a real PWM single shot signal user wanted. The wave form should be the upper one.

Note: In single shot mode, itís important that user sets CLRPWM together with PWMRUN and LOAD in order to have PWMn and PWMP loaded into working registers immediately.

Figure 14-24: Single-Shot Flow Diagram

14.10 Smart Fault Detector

This is a brake detection logic that is new to support external brake conditions that already exist. A dedicated SFR FSPLT is added for this function. The SFR consists of smart fault detector control and status bits. It basically consists of a clock divider, 8 bits counter, comparator and 4 selectable compare values. The following diagram show the general block diagram.

nuvoTon

Figure 14-25: Smart Fault Detector

The smart fault detector is enabled when bit LSBD = 1 (FSPLT.0). This logic detects low level brake pin. The 8 bits counter is enabled by SFCEN bit located in SFR FSPLT.3. The counter is clock by Fosc divider selectable by SFP1-0 control bits (FSPLT.5-4). The comparator compares the 8 bits counter value with the compare value selectable with SCMP1-0 (FSPLT1-0).

Upon initial detection of low level at brake pin, the 8 bits counter will be active. This will cause the counter to increment. While the counter is active and there is high level detected at brake pin, the counter will decrement. See next figure for timing diagram. When the counter value reaches compare value, BKF will be asserted.

nuvoTon

Figure 14-26: Smart Fault Detector timing diagram

The smart fault detector consists of 2 status bits; SFCST and SFCDIR. A SFCST show status of 8 bits counter is active or in-active, while SFCDIR shows the counter's counting direction. When SFCST = 0, SFCDIR keeps its' state.

The s/w can manually disable and clear the 8 bits counter, by clearing SFCEN to 0.

The following tables show the tabulate accumulated low level Brake time with various Fosc/x dividers and compares value, at 33MHz and 20MHz.

| FOSC/X | 1/4 | 1/8 | 1/16 | 1/128 |
|---------------|--------------------|-----------|-----------|----------|
| SCMP[1:0] | 5,000,000 | 2,500,000 | 1,250,000 | 156,250 |
| | 0.80 _{us} | 1.60us | 3.20us | 25.60us |
| 16 | 3.20us | 6.40us | 12.80us | 102.40us |
| 64 | 12.80us | 25.60us | 51.20us | 409.60us |
| 128 | 25.60us | 51.20us | 102.40us | 819,20us |

Table 14-5: Example the accumulated low level time at 33 MHz

Table 14-6: Example the accumulated low level time at 20 MHz

14.11 PWM Power-down/Wakeup Procedures

The following flow diagrams describe the possible pwm procedures users require to take care prior to the product power-down/wake-up. The power-down procedure below will result in PWM output a low state after power-down. To output a high state, users may set PWMn to FFFh and initial state set to high through option bit (EPOL/OPOL).

Figure 14-27: Example of PWM power-down procedure (pwm output low state)

nuvoTon

Figure 14-28: Example of PWM wake-up from power-down procedure

15. MOTION FEEDBACK MODULE

Motion feedback module is a peripheral module designed for motion feedback applications. This module includes two sub-modules:

- Input Capture Module (IC).
- Quadrature Encoder Interface (QEI).

There are three 16-bit registers cascaded by two 8-bit SFR in motion feedback module, but with different definitions in each sub-module. Together with Timer 3, these modules provide a number of options for motion and control applications. Most of the features for the QEI and IC sub-modules are fully programmable thus making a flexible peripheral structure that can accommodate a wide range of uses. A simplified block diagram of the entire Motion Feedback module is shown in [Figure 15-2](#page-127-0).

Note: The input pins are common to the IC and QEI sub-modules, only one of these two submodules may be used at any given time. IC sub-module is the default value upon reset.

15.1 Input Capture Module (IC)

The capture modules are function to detect and measure pulse width and period of a square wave.

It supports 3 capture inputs and digital noise rejection filter. The modules are configured by CAPCON0 and CAPCON1 SFR registers. Input Capture 0, 1 & 2 have their own edge detector but share with one timer i.e. Timer 3. The Input Capture pins structure are Schmitt trigger. For this operation it basically consists of;

- 3 capture module function blocks.
- Timer 3 block.

Each capture module block consists of 2 bytes of capture registers, noise filter and programmable edge triggers. Noise Filter is used to filter the unwanted glitch or pulse on the trigger input pin.

The noise filter can be enabled through bit ENFx (CAPCON1). If enabled, the capture logic required to sample 4 consecutive same capture input value in order to recognize an edge as a capture event. A possible implementation of digital noise filter is as follow; the interval between pulses requirement for input capture is 1 machine cycle width, which is the same as the pulse width required to guarantee a trigger for all trigger edge mode. For less than 3 system clocks, anything less than 3 clocks will not have any trigger and pulse width of 3 or more but less than 4 clocks will trigger but will not guarantee 100% because input sampling is at stage C3 of the machine cycle.

Figure 15-1: Noise Filter

The trigger option is programmable through CCTx [1:0] (CAPCON0). It supports positive edge, negative edge and both edge triggers. Each capture module consists of an enable, ICEN0~2. [Note: x=0, 1, 2 for capture 0, 1, 2 block].

Capture blocks are triggered by external pins IC0, IC1 and IC2, respectively. If ICENx is enabled, each time the external pin triggers, the content of the free running 16 bits counter, TL3 & TH3 (from Timer 3 block) will be captured/transferred into the corresponding capture registers, CCLx and CCHx. This action also causes the corresponding CPTFx flag bit in CAPCON1 to be set, and generate an interrupt (if enabled by ECPTF bit in SFR, EIE1.4). The CPTF0-2 flags are logical "OR" to the interrupt module. Input Capture 0~2 share one interrupt named Capture Interrupt. Flag is set by hardware and cleared by software.

Setting the T3CR bit (T3MOD.3), will allow hardware to reset timer 3 automatically after the value of TL3 and TH3 have been captured. Priority is given to T3CR to reset counter after capture the timer value into the capture register. When CMP/ $\overline{R}L3 = 0$ (reload mode, with T3CR=0 and ENLD=1), RCAP3 will be loaded into Timer 3 counter upon overflow. While the rest of the condition of combination of setting for T3CR and ENLD will reset the counter to 0000H.

Figure 15-2: Timer3/Capture/Compare/Reload modules

.

Figure 15-3: Input Capture 2 block diagram

Note: When QEI enabled (QEIEN=1), input capture 2 (IC2) still can detect edge changes.

nuvoTon

Figure 15-4: Timing diagram for Input Capture

nuvoTon

Figure 15-5: Program flow for measurement with IC0 between pulses with falling edge detection (ACC is incremented in interrupt service routine).

nuvoTon

Figure 15-6: Program flow for measurement with IC0 between pulses with rising edge detection (ACC is incremented in interrupt service routine).

nuvoTon

Figure 15-7: Program flow for measurement with IC0 pulse width with rising and falling edge detection (ACC is incremented in interrupt service routine).

nuvoTon

Figure 15-8: Compare/Reload Function

Figure 15-9: Input Capture 0 Triggers

15.1.1 Compare Mode

Timer 3 can be configured for compare mode. The compare mode is enabled by setting the CMP/ $\overline{RL3}$ bit to 1 in the T3CON register. RCAP3 will serves as a compare register. As Timer 3 counting up,

upon matching with RCAP3 value, TF3 will be set (which will generate an interrupt request if enable Timer 3 interrupt ET3 is enabled) and the timer reload from 0 and starts counting again.

15.1.2 Reload Mode

Timer 3 can be also be configured for reload mode. The reload mode is enabled by clearing the CMP/RL3 bit to 0 in the T3CON register. In this mode, RCAP serves as a reload register. When timer 3 overflows, a reload is generated that causes the contents of the RCAP3L and RCAP3H registers to be reloaded into the TL3 and TH3 registers, if ENLD is set. TF3 flag is set, and interrupt request is generated if enable Timer 3 interrupt ET3 is enabled. However, if ENLD = 0, timer 3 will be reload with 0, and count up again.

Alternatively, other reload source is also possible by the input capture pins by configuring the CCLD [1:0] bit. If the ICENx bit is set, then a trigger of external IC0, IC1 or IC2 pin (respectively) will also cause a reload. This action also sets the CPTF0, CPTF1 or CPTF2 flag bit in SFR CAPCON1, respectively.

15.2 Quadrature Encoder Interface (QEI)

The Quadrature Encoder Interface (QEI) decodes speed of rotation and motion sensor information. It can be used in any application that uses quadrature encoder for feedback. The QEI block supports the features as below:

- Two QEI phase inputs: QEA and QEB.
- 16-bit Up/Down Pulse Counter (PLSCNT) with 16-bit read access latched buffer (PCNT).
- Four pulse counter update modes:
	- − Mode0: x4 free-counting mode.
	- − Mode1: x2 free-counting mode.
	- − Mode2: x4 compare-counting mode.
	- − Mode3: x2 compare-counting mode.
- Three interrupt sources:
	- − Pulse counter interrupt (CPTF0/QEIF).
	- − Direction index of motion detection with direction interrupt (CPTF1/DIRF).
	- − Input Capture 2 interrupt (CPTF2).
- The three 16-bit SFRs in QEI share the same addresses with the capture counter registers.

In QEI mode, IC1 and IC0 work as QEB and QEA inputs respectively. QEA and QEB accept the outputs from a quadrature encoded source, such as incremental optical shaft encoder. Two channels, A and B, nominally 90 degrees out of phase, are required.

nuvoTon

Figure 15-10: QEI Block Diagram

The QEI control logic detects the relation of phase lead/lag between QEA and QEB to produce direction index (DIR) and clock to control pulse counter. The comparator/reload logic compares the pulse counter and maximum count and control the function of reloading pulse counter in comparecounting mode. In Free-counting mode, the pulse counter will counts until the 65535 value. In Compare-counting mode, the pulse counter will count to MAXCNT value. The value of the pulse counter is not affected during QEI mode changes, nor when the QEI is disabled altogether.

In QEI mode, when IC2 edge (rising/falling edge is programmable through CAPCON0) has been detected, CPTF2 will be set (if QEIEN=ICEN2=1 and DISIDX=0), and the only way to clear it is by software.

nuvoTon

Figure 15-11: QEA/QEB/IC2 timing requirement.

15.2.1 Free-counting mode

Pulse counter up or down counts according to direction index (DIR). When overflow or underflow occurs, it sets flag QEIF.

15.2.2 Compare-counting mode

Pulse counter up or down counts according to direction index (DIR). On up counting, QEIF will be asserted when PLSCNT overflows from MAXCNT to zero on **the next QEA edge for x2 counting mode, and on QEA/QEB edge for x4 counting mode.** On down counting, QEIF will be asserted when PLSCNT underflows from zero to MAXCNT **on the next QEA edge for x2 counting mode, and on QEA/QEB edge for x4 counting mode**. This mode provides the position of a rotor to user. If a quadrature encoder output 1024 pulses to QEA per round, user can write MAXCNT with 4095 in x4 mode or 2047 in x2 mode and reset PLSCNT at initial before rotor runs. When the PLSCNT reaches MAXCNT, it means rotor runs one round on next QEA edge.

15.2.3 X2/X4 Counting modes

In **X2 counting mode**, the pulse counter increases or decreases one on every QEA edge based on the phase relationship of QEA and QEB signals, however:-

In **X4 counting mode**, the pulse counter increases or decreases one on every QEA and QEB edge based on the phase relationship of QEA and QEB signals.

15.2.4 Direction of Count

If QEA lead QEB, the pulse counter is increased by 1. If QEA lags QEB, the pulse counter is decreased by 1. The QEI control logic generates a signal that sets the DIR bit (QEICON.3); this in turn determines the direction of the count. When QEA leads QEB, DIR is set (= 1), and the position counter increments on every active edge. When QEA lags QEB, DIR is cleared, and the position counter decrements on every active edge. Refer to below table.

Table 15-1: Direction of count

Figure 15-12: X4 Counting Mode

QEI x4 Counting mode provides for a finer resolution of the rotor position, since the counter increments or decrements more frequently for each QEA/QEB input pulse pair than in QEI x2 mode. This mode is selected by setting the QEI Mode Select bits to '00b' or '10b'. In this mode, the QEI logic detects every edge on every QEA and QEB input edges.

nuvoTon

Figure 15-13: X2 Counting Mode

QEI x2 Counting mode is selected by setting the QEI Mode Select bits (QEIM1:QEIM0) to ë01bí or ë11bí. In this mode, the QEI logic detects every edge on the QEA input only. Every rising and falling edge on the QEA signal clocks the pulse counter.

15.2.5 Up-Counting

Under the forward direction the DIR bit is 1 when up-counting. Software needs to clear the QEIF flag. For the free-counting mode counter will counts until it matches 65535 and next edges on the forward direction will set the QEIF high and reset the PLSCNT to zero. For compare-counting mode counter counts until the MAXCNT value and reload the counter to zero and starts counting up. Changes of direction trigger a down-count and PLSCNT decreasing in counter value. For X2 mode, only CHA edge will set QEIF while for X4 mode both CHA and CHB edges will set QEIF.

15.2.6 Down-Counting

A change of direction will causes the counter to down-count for x2/x4 counting mode. It is indicated with the DIR bit as 0 and DIRF flag is set to 1. At this stage the PLSCNT will starts to down-count from the MAXCNT value for compare-counting mode and while in free-counting mode it will starts to down-count from 65535. The pulse counter will reload with MAXCNT when it down counts to zero in compare-counting mode and sets QEIF to high in the next edge. In free-counting mode the counter will count to 16 bits value before it reload the pulse counter with the value 65535 and set the QEIF high in the next edge. For X2 mode, only CHA edge will set QEIF while for X4 mode both CHA and CHB edges will set QEIF.

16. SERIAL PORT

The W79E217 has two enhanced serial ports that are functionally similar to the serial port of the original 8052 family. Both the serial ports are full-duplex ports, and the W79E217 provides additional features, such as Frame Error Detection and Automatic Address Recognition. The serial port 0 can use Timer 1 or 2 as baud rate generator, but the serial port 1 only uses Timer 1 as baud rate generator. However, note that if both serial ports are enabled the baud rate setting control of UART1 is also from the setting of UART0. The serial ports are capable of synchronous and asynchronous communication. In synchronous mode, the W79E217 generates the clock and operates in half-duplex mode. In asynchronous mode, the serial ports can simultaneously transmit and receive data. The transmit registers and the receive buffers are both addressed as SBUF (SBUF1 for the second serial port), but any write to SBUF/SBUF1 writes to the transmit register while any read from SBUF/SBUF1 reads from the receive buffer. Both serial ports can operate in four modes, as described below. The descriptions are for serial port 0, however, it also apply to the second serial port.

16.1 Mode 0

This mode provides half-duplex, synchronous communication with external devices. In this mode, serial data is transmitted and received on the RXD line, and the W79E217 provides the shift clock on TxD, whether the device is transmitting or receiving. Eight bits are transmitted or received per frame, LSB first. The baud rate is 1/12 or 1/4 of the oscillator frequency, as determined by the SM2 bit $(SCON.5; 0 = 1/12; 1 = 1/4)$. This programmable baud rate is the only difference between the standard 8051/52 and the W79E217 in mode 0.

Any write to SBUF starts transmission. The shift clock is activated, and data is shifted out on RxD until all eight bits are transmitted. If SM2 is 1, the data appears on RxD one clock period before the falling edge of the shift clock on TxD. Then, the clock remains low for two clock periods before going high again. If SM2 is 0, the data appears on RxD three clock periods before the falling edge of the shift clock on TxD, and the clock on TxD remains low for six clock periods before going high again. This ensures that, at the receiving end, the data on the RxD line can be clocked on the rising edge of the shift clock or latched when the clock is low. The TI flag is set high in C1 following the end of transmission. The functional block diagram is shown below.

Figure 16-1 Serial Port Mode 0

The serial port receives data when REN is 1 and RI is zero. The shift clock (TxD) is activated, and the serial port latches data on the rising edge of the shift clock. The external device should, therefore, present data on the falling edge of the shift clock. This process continues until all eight bits have been received. The RI flag is set in C1 following the last rising edge of the shift clock, which stops reception until RI is cleared by the software.

16.2 Mode 1

In Mode 1, full-duplex asynchronous communication is used. Frames consist of ten bits transmitted on TXD and received on RXD. The ten bits consist of a start bit (0), eight data bits (LSB first), and a stop bit (1). When receiving, the stop bit goes into RB8 in SCON. The baud rate in this mode is 1/16 or 1/32 of the Timer 1 overflow, and since Timer 1 can be set to a wide range of values, a wide variation of baud rates is possible.

Transmission begins with a write to SBUF but is synchronized with the divide-by-16 counter, not the write to SBUF. The start bit is put on TxD at C1 following the first roll-over of the divide-by-16 counter, and the next bit is placed at C1 following the next rollover. After all eight bits are transmitted, the stop bit is transmitted. The TI flag is set in the next C1 state, or the tenth rollover of the divide-by-16 counter after the write to SBUF.

Reception is enabled when REN is high, and the serial port starts receiving data when it detects a falling edge on RxD. The falling-edge detector monitors the RxD line at 16 times the selected baud rate. When a falling edge is detected, the divide-by-16 counter is reset to align the bit boundaries with the rollovers of the counter. The 16 states of the counter divide the bit time into 16 slices. Bit detection is done on a best-of-three basis using samples at the 8th, 9th and 10th counter states. If the first bit after the falling edge is not 0, the start bit is invalid, reception is aborted immediately, and the serial port resumes looking for a falling edge on RxD. If a valid start bit is detected, the rest of the bits are shifted into SBUF. After shifting in eight data bits, the stop bit is received. Then, if;

1. RI is 0, and

2. SM2 is 0 or the received stop bit is 1,

the stop bit goes into RB8, the eight data bits go into SBUF, and RI is set. Otherwise, the received frame is lost. In the middle of the stop bit, the receiver resumes looking for a falling edge on RxD.

Figure 16-2 Serial Port Mode 1

16.3 Mode 2

In Mode 2, full-duplex asynchronous communication is used. Frames consist of eleven bits: one start bit (0), eight data bits (LSB first), a programmable ninth bit (TB8) and a stop bit (0). When receiving, the ninth bit is put into RB8. The baud rate is 1/16 or 1/32 of the oscillator frequency, as determined by SMOD in PCON.

Transmission begins with a write to SBUF but is synchronized with the divide-by-16 counter, not the write to SBUF. The start bit is put on TxD pin at C1 following the first roll-over of the divide-by-16 counter, and the next bit is placed on TxD at C1 following the next rollover. After all nine bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the next C1 state, or the 11th rollover of the divide-by-16 counter after the write to SBUF.

Reception is enabled when REN is high, and the serial port starts receiving data when it detects a falling edge on RxD. The falling-edge detector monitors the RxD line at 16 times the selected baud rate. When a falling edge is detected, the divide-by-16 counter is reset to align the bit boundaries with the rollovers of the counter. The 16 states of the counter divide the bit time into 16 slices. Bit detection is done on a best-of-three basis using samples at the 8th, 9th and 10th counter states. If the first bit after the falling edge is not 0, the start bit is invalid, reception is aborted, and the serial port resumes looking for a falling edge on RxD. If a valid start bit is detected, the rest of the bits are shifted into SBUF. After shifting in nine data bits, the stop bit is received. Then, if;

1. RI is 0, and

2. SM2 is 0 or the received stop bit is 1,

the stop bit goes into RB8, the eight data bits go into SBUF, and RI is set. Otherwise, the received frame may be lost. In the middle of the stop bit, the receiver resumes looking for a falling edge on RxD. The functional description is shown in the figure below.

Figure 16-3: Serial Port Mode 2

16.4 Mode 3

nuvoTon

This mode is the same as Mode 2, except that the baud rate is programmable. The program must select the mode and baud rate in SCON before any communication can take place. Timer 1 should be initialized if Mode 1 or Mode 3 will be used.

Figure 16-4: Serial Port Mode 3

Table 16-1: Serial Ports Modes

16.5 Framing Error Detection

A frame error occurs when a valid stop bit is not detected. This could indicate incorrect serial data communication. Typically, a frame error is due to noise or contention on the serial communication line. The W79E217 has the ability to detect framing errors and set a flag that can be checked by software.

The frame error FE (FE 1) bit is located in SCON.7. This bit is SM0 in the standard 8051/52 family, but, in the W79E217, it serves a dual function and is called SM0/FE. There are actually two separate flags, SM0 and FE. The flag that is actually accessed as SCON.7 is determined by SMOD0 (PCON.6). When SMOD0 is set to 1, the FE flag is accessed. When SMOD0 is set to 0, the SM0 flag is accessed.

The FE bit is set to 1 by the hardware, but it must be cleared by the software. Once FE is set, any frames received afterwards, even those without errors, do not clear the FE flag. The flag has to be cleared by the software. Note that SMOD0 must be set to 1 while reading or writing FE.

16.6 Multiprocessor Communications

Multiprocessor communication is available in modes 1, 2 and 3 and makes use of the 9th data bit and the automatic address recognition feature. This approach eliminates the software overhead required to check every received address and greatly simplifies the program.

In modes 2 and 3, address bytes are distinguished from data bytes by 9th bit set, which is set high in address bytes. When the master processor wants to transmit a block of data to one of the slaves, it first sends the address of the target slave(s). The slave processors have already set their SM2 bits high so that they are only interrupted by an address byte. The automatic address recognition feature then ensures that only the addressed slave is actually interrupted. This feature compares the received byte to the slave's Given or Broadcast address and only sets the RI flag if the bytes match. This slave then clears the SM2 bit, clearing the way to receive the data bytes. The unaddressed slaves are not affected, as they are still waiting for their address.

In mode 1, the 9th bit is the stop bit, which is 1 in valid frames. Therefore, if SM2 is 1, RI is only set if a valid frame is received and if the received byte matches the Given or Broadcast address.

The master processor can selectively communicate with groups of slaves using the Given Address or all the slaves can be addressed together using the Broadcast Address. The addresses for each slave are defined by the SADDR and SADEN registers. The slave address is the 8-bit value specified in SADDR. SADEN is a mask for the value in SADDR. If a bit position in SADEN is 0, then the corresponding bit position in SADDR is a don't-care condition in the address comparison. Only those bit positions in SADDR whose corresponding bits in SADEN are 1 are used to obtain the Given Address. This provides flexibility to address multiple slaves without changing addresses in SADDR. The following example shows how to setup the Given Addresses to address different slaves.

Slave 1:

SADDR 1010 0100 SADEN 1111 1010 Given 1010 0x0x

Slave 2:

SADDR 1010 0111 SADEN 1111 1001 Given 1010 0xx1

The Given Address for slaves 1 and 2 differ in the LSB. In slave 1, it is a don't-care, while, in slave 2, it is 1. Thus, to communicate with only slave 1, the master must send an address with LSB = 0 (1010 0000). Similarly, bit 1 is 0 for slave 1 and don't-care for slave 2. Hence, to communicate only with slave 2, the master has to transmit an address with bit $1 = 1$ (1010 0011). If the master wishes to communicate with both slaves simultaneously, then the address must have bit $0 = 1$ and bit $1 = 0$. Since bit 3 is don't-care for both slaves, two different addresses can address both slaves (1010 0001 and 1010 0101).

The master can communicate with all the slaves simultaneously using the Broadcast Address. The Broadcast Address is formed from the logical OR of the SADDR and SADEN registers. The zeros in the result are don't–care values. In most cases, the Broadcast Address is FFh. In the previous case, the Broadcast Address is (1111111X) for slave 1 and (11111111) for slave 2.

The SADDR and SADEN registers are located at addresses A9h and B9h, respectively. These two registers default to 00h, so the Given Address and Broadcast Address default to XXXX XXXX (i.e., all bits don't-care), which effectively removes the multiprocessor communications feature
17. I2C SERIAL PORTS

The I2C bus uses two wires (SCL and SDA) to transfer information between devices connected to the bus. The main features of the I2C bus are:

- $-$ Bi-directional data transfer between masters and slaves.
- $-$ Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- $-$ Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- $-$ Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.

 $-$ The I2C bus may be used for test and diagnostic purposes.

Figure 17-1: I2C Bus Timing

The device's on-chip I2C logic provides the serial interface that meets the I2C bus standard mode specification. The I2C logic handles bytes transfer autonomously. It also keeps track of serial transfers, and a status register (I2STATUS) reflects the status of the I2C bus.

The I2C port, SCL and SDA are at P2.6 and P2.7. When the I/O pins are used as I2C port, user must set the pins to logic high in advance. When I2C port is enabled by setting ENS to high, the internal states will be controlled by I2CON and I2C logic hardware. Once a new status code is generated and stored in I2STATUS, the I2C interrupt flag (SI) will be set automatically. If both EA and EI2C are also in logic high, the I2C interrupt is requested. The 5 most significant bits of I2STATUS stores the internal state code, the lowest 3 bits are always zero and the content keeps stable until SI is cleared by software.

17.1 SIO Port

The SIO port is a serial I/O port, which supports all transfer modes from and to the I2C bus. The SIO port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The CPU interfaces to the SIO port through the seven special function registers. The detail description of these registers can be found in the I2C Control registers section. The SIO H/W interfaces to the I2C bus via two pins: SDA (P2.7, serial data line) and SCL (P2.6, serial clock line). Pull up resistor is needed for Pin P2.6 and P2.7 for I2C operation as these are 2 open drain pins.

17.2 The I2C Control Registers

The I2C has 1 control register (I2CON) to control the transmit/receive flow, 1 data register (I2DAT) to buffer the Tx/Rx data, 1 status register (I2STATUS) to catch the state of Tx/Rx, recognizable slave address register for slave mode use and 1 clock rate control block for master mode to generate the variable baud rate.

nuvoTon

| I2TIMER | I2C Timer Counter Register | EFH | | | | | | ENTI | DIV ₄ | TIF | xxxx x000B |
|-----------------|--------------------------------------|------------|-----------------------|------------------------------|-----------------------|-----------------------|-----------------------------------|-----------------------|-----------------------|-----------------------|---------------|
| I2CLK | I2C Clock Rate | EEH | I2CLK.7 | I2CLK.6 | ICLK.5 | ICLK.4 | I2CLK.3 | ICLK.2 | I2CLK.1 | ICLK.0 | 0000 0000B |
| | 2STATUS 12C Status Register | EDH | I2STAT US.7 | I2STAT US.6 | I2STAT US.5 | I2STAT US.4 | I2STAT US.3 | | | | 1111 1000B |
| I2DAT | I ₂ C Data | ECH | I2DAT.7 | I2DAT.6 | I2DAT.5 | I2DAT.4 I2DAT.3 | | I2DAT.2 | I2DAT.1 | I2DAT.0 | 0000 0000B |
| I2ADDR | I2C Slave Address | EAH | ADDR.7 | ADDR _{.6} | ADDR _{.5} | ADDR.4 | ADDR ₃ | ADDR ₂ | ADDR.1 | IGC. | 0000 0000B |
| I2CON | I2C Control Register | E9H | | ENS | STA | STO | SI | AA | I2CIN | | x000 000xB |
| I2CSADEN | I2C Maskable Slave Address | F6H | I2CSAD EN.7 | I2CSAD EN.6 | I2CSAD EN.5 | I2CSAD EN.4 | I2CSAD EN _{.3} | I2CSAD EN.2 | I2CSAD EN.1 | I2CSAD EN.0 | 1111 1110B |

Table 17-1: Control Registers of I2C Ports

17.2.1 Slave Address Registers, I2ADDR

I2C port is equipped with one slave address register. The contents of the register are irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCUís own slave address. The I2C hardware will react if the contents of I2ADDR are matched with the received slave address.

The I2C ports support the "General Call" function. If the GC bit is set the I2C port1 hardware will respond to General Call address (00H). Clear GC bit to disable general call function.

When GC bit is set, the device is in slave mode which can receive the General Call address(00H) sent by Master on the I2C bus. This special slave mode is referred to as GC mode.

17.2.2 Data Register, I2DAT

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this 8-bit directly addressable SFR while it is not in the process of shifting a byte. Data in I2DAT remains stable as long as SI is set. The MSB is shifted out first.While data is being shifted out, data on the bus is simultaneously being shifted in; I2DAT always contains the last data byte present on the bus. Thus, in the event of arbitration lost, the transition from master transmitter to slave receiver is made with the correct data in I2DAT.

I2DAT and the acknowledge bit form a 9-bit shift register which shifts in or out an 8-bit byte, followed by an acknowledge bit. The acknowledge bit is controlled by the hardware and cannot be accessed by the CPU. Serial data is shifted into I2DAT on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into I2DAT, the serial data is available in I2DAT, and the acknowledge bit (ACK or NACK) is returned by the control logic during the ninth clock pulse. Serial data is shifted out from I2DAT on the falling edges of SCL clock pulses, and is shifted into I2DAT on the rising edges of SCL clock pulses.

Figure 17-2: I2C Data Shift

17.2.3 Control Register, I2CON

The CPU can read from and write to this 8-bit, directly addressable SFR. Two bits are affected by hardware: the SI bit is set when the I2C hardware requests a serial interrupt, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS = "0".

- ENS I2C serial function block enable bit. When ENS=1 the I2C serial function enables. The port latches of SDA1 and SCL1 must be set to logic high.
- STA I2C START Flag. Setting STA to logic 1 to enter master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free.
- STO I2C STOP Flag. In master mode, setting STO to transmit a STOP condition to bus then I2C hardware will check the bus condition if a STOP condition is detected this flag will be cleared by hardware automatically. In a slave mode, setting STO resets I2C hardware to the "not addressed slave mode".
- SI I2C Port 1 Interrupt Flag. When a new SIO state is present in the S1STA register, the SI flag is set by hardware, and if the EA and EI2C1 bits are both set, the I2C1 interrupt is requested. SI must be cleared by software.
- AA Assert Acknowledge control bit. When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when; 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.
- I2CIN By default it is zero and input are allows to come in through SDA pin. As when it is 1 input is disallow and to prevent leakage current. During Power-Down mode input is disallow.

17.2.4 Status Register, I2STATUS

I2STATUS is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are 23 possible status codes. When I2STATUS contains F8H, no serial interrupt is requested. All other I2STATUS values correspond to defined I2C ports states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2STATUS one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data byte or an acknowledge bit.

17.2.5 I2C Clock Baud Rate Control, I2CLK

The data baud rate of I2C is determines by I2CLK register when I2C port is in a master mode. It is not important when I2C port is in a slave mode. In the slave modes, SIO will automatically synchronize with any clock frequency up to 400 KHz from master I2C device.

The data baud rate of I2C setting conforms to the following equation.

Data Baud Rate of I2C = F_{CPU} / (I2CLK + 1), where $F_{CPU} = F_{OSC}/4$.

For example, if F_{OSC} =16MHz, the I2CLK=40(28H), the data baud rate of I2C = (16MHz/4)/(40+1) = 97.56K bits/sec.

17.2.6 I2C Time-out Counter, I2Timer

In W79E217, the I2C logic block provides a 14-bit timer-out counter that helps user to deal with bus pending problem. When SI is cleared user can set ENTI=1 to start the time-out counter. If I2C bus is pended too long to get any valid signal from devices on bus, the time-out counter overflows cause TIF=1 to request an I2C interrupt. The I2C interrupt is requested in the condition of either SI=1 or TIF=1. Flags SI and TIF must be cleared by software.

17.2.7 I2C Maskable Slave Address

This register enables the Automatic Address Recognition feature of the I2C. When a bit in the I2CSADEN is set to 1, the same bit location in I2CSADDR1 will be compared with the incoming serial port data. When I2CSADEN.n is 0, then the bit becomes a don't-care in the comparison. This register enables the Automatic Address Recognition feature of the I2C. When all the bits of I2CSADEN are 0, interrupt will occur for any incoming address.

Figure 17-3: I2C Time-out Block Diagram

17.3 Modes of Operation

The on-chip I2C ports support five operation modes, Master transmitter, Master receiver, Slave transmitter, Slave receiver, and GC call.

In a given application, I2C port may operate as a master or as a slave. In the slave mode, the I2C port hardware looks for its own slave address and the general call address. If one of these addresses is detected, and if the slave is willing to receive or transmit data from/to master(by setting the AA bit), acknowledge pulse will be transmitted out on the $9th$ clock, hence an interrupt is requested on both master and slave devices if interrupt is enabled. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action is not interrupted. If bus arbitration is lost in the master mode, I2C port switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

17.3.1 Master Transmitter Mode

Serial data output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and we say that a "W" is transmitted. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

17.3.2 Master Receiver Mode

In this case the data direction bit (R/W) will be logic 1, and we say that an R ["] is transmitted. Thus the first byte transmitted is SLA+R. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

17.3.3 Slave Receiver Mode

Serial data and the serial clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and

end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.

17.3.4 Slave Transmitter Mode

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via SDA while the serial clock is input through SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

17.4 Data Transfer Flow in Five Operating Modes

The five operating modes are: Master/Transmitter, Master/Receiver, Slave/Transmitter, Slave/Receiver and GC Call. Bits STA, STO and AA in I2CON register will determine the next state of the SIO hardware after SI flag is cleared. Upon complexion of the new action, a new status code will be updated and the SI flag will be set. If the I2C interrupt control bits (EA and EI2) are enabled, appropriate action or software branch of the new status code can be performed in the Interrupt service routine.

Data transfers in each mode are shown in the following figures.

Figure 17-4: Legend for I2C flow charts

17.4.1 Master/Transmitter Mode

Figure 17-5: Master Transmitter Mode

17.4.2 Master/Receiver Mode

Figure 17-6: Master Receiver Mode

nuvoTon

17.4.3 Slave/Transmitter Mode

Figure 17-7: Slave Transmitter Mode

nuvoTon

17.4.4 Slave/Receiver Mode

Figure 17-8: Slave Receiver Mode

nuvoTon

17.4.5 GC Mode

18. SERIAL PERIPHERAL INTERFACE (SPI)

18.1 General descriptions

This device consists of SPI block to support high speed serial communication. Itís capable of supporting data transfer rates 1Mbit/s. This device's SPI support the following features;

- Master and slave mode.
- Slave select output.
- Programmable serial clock's polarity and phase.
- Receive double buffered data register.
- LSB first enable.
- Write collision detection.
- Transfer complete interrupt.

18.2 Block descriptions

The [Figure 18-1](#page-155-0) shows SPI block diagram. It provides an overview of SPI architecture in this device. The main blocks of SPI are the register blocks, control logics, baud rate control and pin control logics;

- a. Shift register and read data buffer. It is single buffered in the transmit direction and double buffered in the receive direction. Transmit data cannot be written to the shifter until the previous transfer is complete. Receive logics consist of parallel read data buffer so the shifter is free to accept a second data, as the first received data will be transferred to the read data buffer.
- b. SPI Control block. This provide control functions to configure the device for SPI enable, master or slave, clock phase and polarity, LSB access first selection, and Slave Select output enable.
- c. Baud rate control. These control logics divide CPU clock to 4 different selectable clocks 1/8 (reserved), 1/32, 1/128 and 1/256. Itsí selection is controllable through SPR [1:0] bits.

Table 18-1: SPI Baud Rate Selection (F_{osc} @ 33MHz)

- d. SPI registers. There are three SPI registers to support its operations, they are;
	- SPI control registers (SPCR)
	- SPI status registers (SPSR)
	- SPI data register (SPDR)

These registers provide control, status, data storage functions and baud rate selection control. Detail bits descriptions are found at SFR section. When using SPI pull-up must be apply at bit $PUP0 = 1.$

e. Pin control logic. Controls behavior of SPI interface pins.

Figure 18-1: SPI block diagram

18.3 Functional descriptions

18.3.1 Master mode

nuvoTon

The device can configure the SPI to operate as a master or as a slave, through MSTR bit. When the MSTR bit is set, master mode is selected, when MSTR bit is cleared, slave mode is selected. During master mode, only master SPI device can initiate transmission. A transmission begins by writing to the master SPDR register. The bytes begin shifting out on MOSI pin under the control of SPCLK. The master places data on MOSI line a half-cycle before SPCLK edge that the slave device uses to latch the data bit. The *SS* must stay low before data transactions and stay low for the duration of the transactions.

Figure 18-2: Master Mode Transmission (CPOL = 0, CPHA = 0)

Figure 18-3: Master Mode Transmission (CPOL = 1, CPHA = 0)

Figure 18-4: Master Mode Transmission (CPOL = 0, CPHA = 1)

nuvoTon

Figure 18-5: Master Mode Transmission (CPOL = 1, CPHA = 1)

18.3.2 Slave Mode

When in slave mode, the SPCLK pin becomes input and it will be clock by another master SPI device.

The SS pin also becomes input. Similarly, before data transmissions occurs, and remain low until the transmission completed. If $\overline{\text{ss}}$ goes high, the SPI is forced into idle state. If the SS is forced to high at the middle of transmission, the transmission will be aborted and the receiving shifter buffer will be high and goes into idle states.

Data flows from master to slave on MOSI pin and flows from slave to master on MISO pin. The SPDR is used when transmitting or receiving data on the serial bus. Only a write to this register initiates transmission or reception of a byte, and this only occurs in the master device. At the completion of transferring a byte of data, the SPIF status bit is set in both the master and slave devices.

A read of the SPDR is actually a read of a buffer. To prevent an overrun and the loss of the byte that caused the overrun, the first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated.

Figure 18-6: Slave Mode Transmission (CPOL = 0, CPHA = 0)

Figure 18-7: Slave Mode Transmission (CPOL = 1, CPHA = 0)

Figure 18-8: Slave Mode Transmission (CPOL = 0, CPHA = 1)

Figure 18-9: Slave Mode Transmission (CPOL = 1, CPHA = 1)

18.3.3 Slave select

The slave select (\overline{SS}) input of a slave device must be externally asserted before a master device can exchange data with the slave device. \overline{SS} must be low before data transactions and must stay low for the duration of the transaction. The \overline{SS} line of the master must be held high. The other three lines are dedicated to the SPI whenever the serial peripheral interface is on.

The state of the master and slave CPHA bits affects the operation of SS. CPHA settings should be identical for master and slave. When CPHA = 0, the shift clock is the OR of \overline{SS} with SPCLK. In this clock phase mode, SS must go high between successive characters in an SPI message. When CPHA = 1, SS can be left low between successive SPI characters. In cases where there is only one SPI slave MCU, its SS line can be tied to VSS as long as only CPHA = 1 clock mode is used.

18.3.4 /SS output

Available in master mode only, \overline{SS} output is enabled with the SSOE bit in the SPCR register and DRSS bit in the SPSR register. The \overline{SS} output pin is connected to the \overline{SS} input pin of the slave device. The SS output automatically goes low for each transmission when selecting external device and it goes high during each idling state to deselect external devices.

nuvoTon

During master mode (with SSOE=DRSS= 0), mode fault will be set if \overline{SS} pin is detected low. When mode fault is detected hardware will clear MSTR bit and SPE bit in the meantime it will also generated interrupt request, if ESPI is enabled.

Figure 18-10: SPI interrupt request

18.3.5 SPI I/O pins mode

When SPI is disabled (SPE = 0) the corresponding I/O is following the original setting and act as a normal I/O. In the case of SPI is enabled (SPE = 1) the SPI pins I/O mode follow the below table. For SS pin it is always at Quasi-bidirectional mode whether it is configured as master or slave.

Input = Quasi-bidirectional mode

Output = Push-pull mode

Output^{*} = this output mode in /SS is Quasi-bidirectional output mode. Master needs to detect mode fault during master outputs /SS low.

Output** = In SLAVE mode, MISO is in output mode only during the time of SS =Low, otherwise it must keep in input mode (Quasi-bidirectional).

18.3.6 Programmable serial clockís phase and polarity

The clock polarity CPOL control bit selects active high or active low SPCLK clock, and has no significant effect on the transfer format. The clock phase CPHA control bit selects one of two different

transfer protocols by sampling data on odd numbered SPCLK edges or on even numbered SPCLK edges. Thus, both these bits enable selection of four possible clock formats to be used by SPI system. The clock phase and polarity should be identical for the master SPI device and the communicating slave device.

When CPHA equals 0, the \overline{SS} line must be negated and reasserted between each successive serial byte. Also, if the slave writes data to the SPI data register (SPDR) while \overline{SS} is low, a write collision error results. When CPHA equals 1, the SS line can remain low between successive transfers. The figures from Figure 18-2 to 18-9 show the SPI transfer format, with different CPOL and CPHA. When CPHA = 0, data is sample on the first edge of SPCLK and when CPHA = 1 data is sample on the second edge of the SPCLK. Prior to changing CPOL setting, SPE must be disabled first.

18.3.7 Receive double buffered data register

This device is single buffered in the transmit direction and double buffered in the receive direction. This means that new data for transmission cannot be written to the shifter until the previous transfer is complete; however, received data is transferred into a parallel read data buffer so the shifter is free to accept a second serial byte.

As long as the first byte is read out of the read data buffer before the next byte is ready to be transferred, no overrun condition occurs. If overrun occur, SPIOVF is set. Second byte serial data cannot be transferred successfully into the data register during overrun condition and the data register will remains the value of the previous byte. The figure below shows the receive data timing waveform when overrun occur.

Figure 18-11: SPI Overrun Timing Waveform

18.3.8 LSB first enable

By default, this device transfer the SPI data most significant bit first. This device provides a control bit SPCR.LSBFE to allow support of transfer of SPI data in least significant bit first.

18.3.9 Write Collision detection

Write collision indicates that an attempt was made to write data to the SPDR while a transfer was in progress. SPDR is not double buffered in the transmit direction, any writes to SPDR cause data to be written directly into the SPI shift register. This write corrupts any transfer in progress, a write collision error is generated (WCOL will be set). The transfer continues undisturbed, and the write data that caused the error is not written to the shifter. A write collision is normally a slave error because a slave has no control over when a master initiates a transfer. A master knows when a transfer is in progress, so there is no reason for a master to generate a write-collision error, although the SPI logic can detect write collisions in both master and slave devices. WCOL flag is clear by software.

18.3.10 Transfer complete interrupt

This device consists of an interrupt flag at SPIF. This flag will be set upon completion of data transfer with external device, or when a new data have been received and copied to SPDR. If interrupt is enable (through ESPI), the SPI interrupt request will be generated, if global enable bit EA is also enabled. SPIF is software clear.

18.3.11 Mode Fault

Error arises in a multiple-master system when more than one SPI device simultaneously tries to be a master. This error is called a mode fault.

When the SPI system is configured as a master and the /SS input line goes to active low, a mode fault error has occurred — usually because two devices have attempted to act as master at the same time. In cases where more than one device is concurrently configured as a master, there is a chance of contention between two pin drivers. For push-pull CMOS drivers, this contention can cause permanent damage. The mode fault mechanism attempts to protect the device by disabling the drivers. The MSTR and SPE control bits in the SPCR associated with the SPI are cleared by hardware and an interrupt is generated subject to masking by the ESPI control bit.

Other precautions may need to be taken to prevent driver damage. If two devices are made masters at the same time, mode fault does not help protect either one unless one of them selects the other as slave. The amount of damage possible depends on the length of time both devices attempt to act as master.

MODF bit is set automatically by SPI hardware, if the MSTR control bit is set and the slave select input pin becomes 0. This condition is not permitted in normal operation. In the case where /SS is set, it is an output pin rather than being dedicated as the /SS input for the SPI system. In this special case, the mode fault function is inhibited and MODF remains cleared. This flag is cleared by software.

The following shows the sample hardware connection and s/w flow for multi-master/slave environment. It shows how s/w handles mode fault.

Figure 18-12: SPI multi-master slave environment

Figure 18-13: SPI multi-master slave s/w flow diagram

19. ANALOG-TO-DIGITAL CONVERTER

The ADC contains a digital-to-analog converter (DAC) that converts the contents of a successive approximation register to a voltage (V_{DAC}), which is compared to the analog input voltage (Vin). The output of the comparator is then fed back to the successive approximation control logic that controls the successive approximation register. This is illustrated in the figure below.

Figure 19-1: Successive Approximation ADC

19.1 Operation of ADC

A conversion can be initiated by software only or by either hardware or software. The software only start mode is selected when control bit ADCCON.5 (ADCEX) =0. A conversion is then started by setting control bit ADCCON.3 (ADCS) to 1. The hardware or software start mode is selected when ADCCON.5 =1, and a conversion may be started by setting ADCCON.3 = 1 as above or by applying a rising edge to external pin STADC (P4.0). When a conversion is started by applying a rising edge, a low level must be applied to STADC for at least one machine cycle followed by a high level for at least one machine cycle.

User sets ADCS to start converting then ADCS remains high while ADC is converting signal and will be automatically cleared by hardware when ADC conversion is completed. The end of the 10-bit conversion is flagged by control bit ADCCON.4 (ADCI). The upper 8 bits of the result are held in special function register ADCH, and the two remaining bits are held in ADCL.1 (ADC.1) and ADCL.0 (ADC.0). The user may ignore the two least significant bits in ADCL and use the ADC as an 8-bit converter (8 upper bits in ADCH). In any event, the total actual conversion time is 50 ADC clock input cycles.

Control bits from ADCCON.0 to ADCCON.2 are used to control an analog multiplexer which selects one of eight analog channels. An ADC conversion in progress is unaffected by an external or software ADC start. The result of a completed conversion remains unaffected provided ADCI = logic 1. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode.

The device supports maximum 8 analog input ports. 8 analog input ports share the I/O pins from P1.0 to P1.7. These I/O pins are switched to analog input ports by setting the bits of ADC Input Pin Select Register (DDIO) to logic 1.

nuvoTon

Figure 19-2: ADC Block Diagram

19.2 ADC Resolution and Analog Supply

The ADC circuit has its own supply pins $(AV_{DD}$ and $AV_{SS})$ and one pins (Vref+) connected to each end of the DAC's resistance-ladder that the AV_{DD} and Vref+ are connected to V_{DD} and AV_{SS} is connected to V_{SS} . The ladder has 1023 equally spaced taps, separated by a resistance of "R". The first tap is located 0.5×R above AV_{SS} , and the last tap is located 0.5×R below Vref+. This gives a total ladder resistance of 1024×R. This structure ensures that the DAC is monotonic and results in a symmetrical quantization error.

For input voltages between AV_{SS} and $[(Vref+) + \frac{1}{2}$ LSB], the 10-bit result of an A/D conversion will be 0000000000B = 000H. For input voltages between $[(Vref+) - 3/2$ LSB] and Vref+, the result of a conversion will be 11111111111B = 3FFH. AVref+ and AV_{SS} may be between AV_{DD} + 0.2V and AV_{SS} – 0.2 V. Avref+ should be positive with respect to AV_{SS} , and the input voltage (Vin) should be between AVref+ and AV_{SS} .

The result can always be calculated from the following formula:

Result = AVref $1024 \times \frac{\text{Vin}}{\text{}}$ + \times $\frac{100}{20}$ or Result = $V_{\rm SS}$ $1024 \times \frac{VDD}{I}$

20. LCD DISPLAY

20.1 LCD Features

The LCD has the following features;

- Selectable LCD frequency by frequency divider.
- Two operation modes; normal (default) and Power saving mode.
- 1/3 bias voltage.
- Two display modes; 1/3 duty or 1/4 duty
- Segment/Com pins:
	- o Dedicated 10 Segment pins
	- o Segment 10-31 share with GPIO pins.
	- o Dedicated 4 com pins.

The device can directly drive a LCD with 32 segment outputs pins and 4 or 3 common output pins for a total of 32*4 dots or 32*3 dots by direct LCD Pointer (LCDPT) and LCD Data (LCDDATA) mapping.

LCDPT can be written by (MOV LCDPT, A). If LCDEN is set, data written in the LCDDATA will automatically display on the LCD pins. LCDDATA can be written by MOV LCDDATA, A instruction.

Figure 20-1: LCD Driver Block Diagram

LCD frequency is set by the LCDCN.FS [2:0] register bits. LCDEN (LCDCN.7) can enable or disable the LCD by software. If LCDEN is set, voltage pump supplies voltage to segment and com drivers and

LCD panel will be displayed according LCDDATA. See below section for explanation. When LCDEN is clear, voltage pump is turn off and all LCD pins will be output at LOW. Pump (LCDCN.4) can select which voltage pump (Type A or B) to drive Segments and Com. Default is pump type A which is normal mode, while pump Type B is power saving mode. The duty cycles are selectable at LCDCN.5 for 32*4 dots is $\frac{1}{4}$ duty and 32*3 dots is 1/3 duty. There is a CLEAR bit (LCDCN.6) for clearing the LCD display and by default it is inactive. Upon activating this CLEAR bit the COM pin will goes LOW that will directly clear the LCD displayed. However, when the CLEAR bit is deactivated again by software, the LCD display will resume previous display prior to clear.

20.2 LCD Frequency

LCD frequency can be set by FS [2:0] bits. Setting a correct frequency according to the LCD panel requirement will get a good contrast. Structure of the LCD frequency selection block (FLCD) is shown in the following diagram [Figure 20-2](#page-172-0).

Figure 20-2: LCD frequency selection block diagram (FLCD)

| FS ₂ | FS1 | FS0 | DIVIDER |
|-----------------|-----|-----|----------------|
| | | | |
| | | | |
| | | | |
| | | | |
| | | | '16 |

Table 20-1: Divider selection table using FS bits

User is free to select any LCD frequency by selecting the divider. The LCD frequency can be calculated by following equation:

LCD frequency (FLCD) = (Fosc/2*14) X (Divider)

Each common signal is selected sequentially according to the specified number of time slices of its frame period. For example, in 1/3 duty, COM0 to COM2 will output waveforms, COM3 will be tied to low. Whereas for 1/4 duty, COM0 to COM3 will output waveforms. Refer to the figure below.

nuvoTon

Figure 20-3: Common Signal Waveform

The segment signal corresponds to LCD display data memory. Each byte of data is read synchronized with COM0, COM1, COM2 and COM3. If the contents of the each bit are 1, that bit is converted to the select voltage. If the contents of the each bit are 0, that bit is converted to the deselect voltage. The conversion results are output to segment pins. Refer to the figure below.

Figure 20-4: Segment signal waveforms

Figure 20-5: LCD com output pins configured using Voltage Pump A type with 1/4 duty.

Figure 20-6: LCD com output pins configured using Voltage Pump A type with 1/3 duty.

Figure 20-7: LCD com output pins configured using Voltage Pump B type with 1/4 duty.

nuvoTon

Figure 20-8: LCD com output pins configured using Voltage Pump B type with 1/3 duty.

20.3 LCD Power Connection

The LCD power connection for 1/3 bias is shown figure below. LCD voltage amplification uses regulator type. 3 bias voltages; VDD, VLCD2 = 2/3VDD and VLCD1=1/3VDD.

Figure 20-9: 1/3 Bias LCD Power Connection

Example output waveform of LCD driving mode in next diagram.

Figure 20-10: 1/4 duty, 1/3 bias of Lighting System

20.4 LCD Option Bits

There are two option bits for LCD, LCD [1:0] for selection of LCD Segment pin as per the table below. When option bit LCD [1:0] = 00 the entire Segment pins are active and P5, P6 & P7 cannot work as general purpose I/O. When LCD [1:0] = 01, P6 & P7 can work as general purpose I/O but only Seg15~Seg0 can be use for LCD display. Where as LCD [1:0] = 10, only P7 can work as general purpose I/O and Seg23~0 is use for LCD display. When LCD [1:0] = 11 only Seg9~0 can be use for LCD display. See section 24 for location of these bits.

20.5 LCD Display

Each number is control by 4 common pins and 2 segment pins. To display a number, data is written into the LCDDATA to display out into the LCD panel. There are total of 16 LCD characters pointed by LCDPT.

Figure 20-11: LCD Segment and Com mapping
| 13 COM3- | | SEG0 | SEG1 |
|---|------------------|------|------|
| COM2- \blacktriangleright 03 $\overline{2}$ | COM ₀ | 00 | 10 |
| $\sqrt{02}$ COM1 10 COM ₀ | COM1 | 01 | 11 |
| | COM ₂ | 02 | 12 |
| $\sqrt{00}$ SEG ₁ SEG0 | COM ₃ | 03 | 13 |

Figure 20-12: Relation of Seg[1:0] and Com[3:0] pins.

Table 20-2: Registers associated with LCD operation.

Table 20-3: Example of writing LCDDATA

Example:

END

21. TIMED ACCESS PROTECTION

The W79E217 has features like the Watchdog Timer, wait-state control signal and power-on/fail reset flag that are crucial to the proper operation of the system. If these features are unprotected, errant code may write critical control bits, resulting in incorrect operation and loss of control. To prevent this, the W79E217 provides has a timed-access protection scheme that controls write access to critical bits.

In this scheme, protected bits have a timed write-enable window. A write is successful only if this window is active; otherwise, the write is discarded. The write-enable window is opened in two steps. First, the software writes AAh to the Timed Access (TA) register. This starts a counter, which expires in three machine cycles. Then, if the software writes 55h to the TA register before the counter expires, the write-enable window is opened for three machine cycles. After three machine cycles, the window automatically closes, and the procedure must be repeated again to access protected bits.

The suggested code for opening the write-enable window is;

Five examples, some correct and some incorrect, of using timed-access protection are shown below.

In the first three examples, the protected bits are written before the window closes. In Example 4, however, the write occurs after the window has closed, so there is no change in the protected bit. In Example 5, the second write to TA occurs four machine cycles after the first write, so the timed access window in not opened at all, and the write to the protected bit fails.

22. PORT 4 STRUCTURE

Port 4 is a multi-function port that performs general purpose I/O port and chip-select strobe signals including read strobe, write strobe and read/write strobe signals. The 4 alternate modes are selected by P4xM1 and P4xM0. The function of chip-select strobe output provides that user can activate external devices by access to some specific address region.

P40AH, P40AL:

The Base address registers for comparator of P4.0. P40AH contains the high-order byte of address; P40AL contains the low-order byte of address.

P41AH, P41AL:

The Base address registers for comparator of P4.1. P41AH contains the high-order byte of address; P41AL contains the low-order byte of address.

P42AH, P42AL:

The Base address registers for comparator of P4.2. P42AH contains the high-order byte of address; P42AL contains the low-order byte of address.

P43AH, P43AL:

The Base address registers for comparator of P4.3. P43AH contains the high-order byte of address; P43AL contains the low-order byte of address.

PORT 4

P4.3-0 Port 4 is a bi-directional I/O port with internal pull-ups.

PORT 4 CHIP-SELECT POLARITY

nuvoTon

Figure 22-1: Port 4 Structure Diagram

Here is an example to program the P4.0 as a write strobe signal at the I/O port address 1234H \sim 1237H and positive polarity, and P4.1 \sim P4.3 are used as general I/O ports.

Then any instruction writes data to address from 1234H to 1237H, for example MOVX @DPTR,A (with DPTR=1234H~1237H), will generate the positive polarity write strobe signal at pin P4.0. And the instruction of "MOV P4, #XX" will output the bit3 to bit1 of data #XX to pin P4.3~ P4.1.

23. IN-SYSTEM PROGRAMMING

23.1 The Loader Program Locates at LDFlash Memory

CPU is Free Run at APFlash memory. CHPCON register had been set #03H value before CPU has entered idle state. CPU will switch to LDFlash memory and execute a reset action. H/W reboot mode will switch to LDFlash memory, too. Set SFRCN register where it locates at user's loader program to update APFlash bank 0 memory. Set a SWRESET (CHPCON=#83H) to switch back APFlash after CPU has updated APFlash program. CPU will restart to run program from reset state.

23.2 The Loader Program Locates at APFlash Memory

CPU is Free Run at APFlash memory. CHPCON register had been set #01H value before CPU has entered idle state. Set SFRCN register to update LDFlash or another bank of APFlash program. CPU will continue to run user's APFlash program after CPU has updated program. Please refer demonstrative code to understand other detail description.

24. OPTION BITS

This device has two CONFIG bits (CONFIG0, CONFIG1) that must be define at power up and can not be set after the program start of execution. Those features are configured through the use of two flash EPROM bytes, and the flash EPROM can be programmed and verified repeatedly. Until the code inside the Flash EPROM is confirmed OK, the code can be protected. The protection of flash EPROM and those operations of the configuration bits are described below.

24.1 Config0

Table 24-1: Config0 Option Bits

B0: Lock bit

This bit is used to protect the customer's program code in the W79E217. After the programmer finishes the programming and verifies sequence B0 can be cleared to logic 0 to protect code from reading by any access path. Once this bit is set to logic 0, both the Flash EPROM data and Special Setting Registers can not be accessed again.

B1: MOVC Inhibit

This bit is used to restrict the accessible region of the MOVC instruction. It can prevent the MOVC instruction in external program memory from reading the internal program code. When this bit is set to logic 0, a MOVC instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. A MOVC instruction in internal program memory space will always be able to access the ROM data in both internal and external memory. If this bit is logic 1, there are no restrictions on the MOVC instruction.

B4: H/W Reboot with P3.6 and P3.7

If this bit is set to logic 0, enable to reboot 4k LD Flash mode while RST =H, P3.6 = L and P3.7 = L state. CPU will start from LD Flash to update the user's program.

B5: H/W Reboot with P4.3

If this bit is set to logic 0, enable to reboot 4k LD Flash mode while RST =H and P4.3 = L state. CPU will start from LD Flash to update the user's program

B7: Select clock frequency.

If clock frequency is over 24MHz, then set this bit is H. If clock frequency is less than 24MHz, then clear this bit.

24.2 Config1

Table 24-2: Config 1 Option Bits

Table 24-3: LCD CONFIG bits Definition Table

25. ELECTRICAL CHARACTERISTICS

25.1 Absolute Maximum Ratings

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

25.2 DC Characteristics

(VDD − VSS = 5V ±10%, TA = 25°C, Fosc = 20 MHz, unless otherwise specified.)

DC Characteristics, continued

DC Characteristics, continued

Notes: *1. RST pin is a Schmitt trigger input. RST has internal pull-low resistors about 60kΩ.

*2. P0, P2, ALE and /PSEN are tested in the external access mode.

*3. XTAL1 is a CMOS input.

*4. Pins of P1, P2, P3, P4, P5, P6, P7 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN approximates to 2.85V.

25.3 AC Characteristics

Note: Duty cycle is 50%.

25.3.1 External Clock Characteristics

25.3.2 AC Specification

 $(V_{DD} - V_{SS} = 5V \pm 10\%, TA = 25°C$, Fosc = 20 MHz, unless otherwise specified.)

AC Specification, continued

Note: 1. CPU executes the program stored in the internal APFlash at V_{DD}=5.0V 2. CPU executes the program stored in the external memory at V_{DD} =5.0V

MOVX Characteristics Using Stretch Memory Cycle, continud

Note: t_{MCS} is a time period related to the Stretch memory cycle selection. The following table shows the time period of t_{MCS} for each selection of the Stretch value.

Explanation of Logics Symbols

In order to maintain compatibility with the original 8051 family, this device specifies the same parameter for each device, using the same symbols. The explanation of the symbols is as follows.

25.4 The ADC Converter DC ELECTRICAL CHARACTERISTICS

 $(V_{DD}-V_{SS} = 3.0~5V \pm 10\%$, T_A = -40~85°C, Fosc = 20MHz, unless otherwise specified.)

Notes:1. t_{ADC}: The period time of ADC input clock.

25.5 I2C Bus Timing Characteristics

25.6 Program Memory Read Cycle

nuvoTon

25.7 Data Memory Read Cycle

25.8 Data Memory Write Cycle

26. TYPICAL APPLICATION CIRCUITS

26.1 Crystal connections

Figure 26-1: Typical crystal connections

 The above table shows the reference values for crystal applications. **Note:** C1, C2, R components refer to Figure above.

26.2 Expanded External Data Memory and Oscillator

Figure 26-2: Typical External Data Memory and Oscillator connections

27. PACKAGE DIMENSION

27.1 100L QFP (14x20x2.75mm footprint 3.2mm)

28. APPLICATION NOTE

In-system Programming Software Examples

This application note illustrates the in-system programmability of the Nuvoton W79E217 Flash EPROM microcontroller. In this example, microcontroller will boot from APFlash bank and waiting for a key to enter in-system programming mode for re-programming the contents of 64 KB APFlash. While entering in-system programming mode, microcontroller executes the loader program in 4KB LDFlash bank. The loader program erases the 64 KB APFlash then reads the new code data from external SRAM buffer (or through other interfaces) to update the APFlash.

If the customer uses the reboot mode to update his program, please enable this b3 or b4 of security bits from the writer. Please refer security bits for detail description.

EXAMPLE 1:

```
;******************************************************************************************************************* 
;* Example of APFlash program: Program will scan the P1.0. If P1.0 = 0, enters in-system 
;* programming mode for updating the content of APFlash code else executes the current ROM code. 
: XTAL = 24 MHz
;*******************************************************************************************************************
```
.chip 8052 .RAMCHK OFF .symbols

ORG 0H

nuvoTon

nuvoTon

nuvoTon

MOV R2, #00H **interpreties and intervalse and intervalse** MOV R1, #00H \blacksquare ; TARGET HIGH BYTE ADDRESS MOV DPTR, #0H MOV SFRAH, R1 ; SFRAH, Target high address MOV SFRCN, #21H ; SFRCN = 21H, PROGRAM APFlash0 ; SFRCN = A1H, PROGRAM APFlash1 MOV R6, #9CH \sim ; SET TIMER FOR PROGRAMMING, ABOUT 50 μ S. MOV R7, #FFH MOV TL0, R6 MOV TH0, R7 PROG_D_APFlash: MOV SFRAL, R2 ; SFRAL = LOW BYTE ADDRESS CALL GET_BYTE_FROM_PC_TO_ACC ; THIS PROGRAM IS BASED ON USERíS CIRCUIT. MOVX @DPTR, A ; SAVE DATA INTO SRAM TO VERIFY CODE. MOV SFRFD, A ; SFRFD = data IN MOV TCON, #10H ; TCON = 10H, TR0 = 1,GO MOV PCON, #01H ; ENTER IDLE MODE (PRORGAMMING) INC DPTR INC R2 CJNE R2, #0H, PROG_D_APFlash INC R1 MOV SFRAH, R1 CJNE R1, #0H, PROG_D_APFlash ;*** ; * VERIFY APFlashB APFlash BANK ;*** MOV R4, #03H ; ERROR COUNTER MOV R6, #FDH \cdot ; SET TIMER FOR READ VERIFY, ABOUT 1.5 μ S. MOV R7, #FFH MOV TL0, R6 MOV TH0, R7 MOV DPTR, #0H ; The start address of sample code MOV R2, #0H ; Target low byte address MOV R1, #0H ; Target high byte address MOV SFRAH, R1 ; SFRAH, Target high address MOV SFRCN, #00H ; SFRCN = 00H, Read APFlash0 ; SFRCN = 80H, Read APFlash1 READ_VERIFY_APFlash: MOV SFRAL,R2 ; SFRAL = LOW ADDRESS MOV TCON,#10H ; TCON = 10H, TR0 = 1,GO

nuvoTon

 . . .

 MOV PCON,#01H INC R2 MOVX A,@DPTR INC DPTR CJNE A,SFRFD,ERROR_APFlash CJNE R2,#0H,READ_VERIFY_APFlash INC R1 MOV SFRAH,R1 CJNE R1,#0H,READ_VERIFY_APFlash ;** ;* PROGRAMMING COMPLETLY, SOFTWARE RESET CPU ;** MOV TA, #AAH MOV TA, #55H MOV CHPCON, #83H ; SOFTWARE RESET. CPU will restart from APFlash0 ERROR_APFlash: DJNZ R4, UPDATE_APFlash ; IF ERROR OCCURS, REPEAT 3 TIMES. . ; IN-SYST PROGRAMMING FAIL, USER'S PROCESS TO DEAL WITH IT.

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

Publication Release Date: March 13, 2009 - 208 - Revision A7.0

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.