# Differential-to- 3.3V LVPECL Clock Generator

DATA SHEET

## GENERAL DESCRIPTION


The 8737I-11 is a low skew, high performance Differential-to-3.3V LVPECL ClockGenerator/Divider. The 8737I-11 has two selectable clock inputs. The CLK, nCLK pair can acceptmost standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the 8737I-11 ideal for clock distribution applications demanding well defined performance and repeatability.


## **F**EATURES

- Two divide by 1 differential 3.3V LVPECL outputs; Two divide by 2 differential 3.3V LVPECL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- · CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 650MHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- Output skew: 75ps (maximum)
- Part-to-part skew: 300ps (maximum)
- Bank skew: Bank A 30ps (maximum) Bank B - 45ps (maximum)
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free RoHS-compliant package

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



8737I-11 20-Lead TSSOP 6.50mm x 4.40mm x 0.92 package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1	V <sub>EE</sub>	Power		Negative supply pin.
2	CLK_EN	Power	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock Select input. When HIGH, selects PCLK, nPCLK inputs. When LOW, selects CLK, nCLK inputs. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Non-inverting differential clock input.
5	nCLK	Input	Pullup	Inverting differential clock input.
6	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
7	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
8	nc	Unused		No connect.
9	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset. When LOW, the Master Reset is disabled. LVCMOS / LVTTL interface levels.
10, 13, 18	V <sub>cc</sub>	Power		Positive supply pins.
11, 12	nQB1, QB1	Output		Differential output pair. LVPECL interface levels.
14, 15	nQB0, QB0	Output		Differential output pair. LVPECL interface levels.
16, 17	nQA1, QA1	Output		Differential output pair. LVPECL interface levels.
19, 20	nQA0, QA0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inputs			Outputs				
MR	CLK_EN	CLK_SEL	Selected Source	QA0, QA1	nQA0, nQA1	QB0, QB1	nQB0, nQB1	
1	Х	Х	X	LOW	HIGH	LOW	HIGH	
0	0	0	CLK, nCLK	Disabled; LOW	Disabled; HIGH	Disabled; LOW	Disabled; HIGH	
0	0	1	PCLK, nPCLK	Disabled; LOW	Disabled; HIGH	Disabled; LOW	Disabled; HIGH	
0	1	0	CLK, nCLK	Enabled	Enabled	Enabled	Enabled	
0	1	1	PCLK, nPCLK	Enabled	Enabled	Enabled	Enabled	

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.




FIGURE 1 - CLK\_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

In	puts		Out	outs		Input to Output Mode	Polarity
CLK or PCLK	nCLK or nPCLK	QAx	nQAx	QBx	nQBx	input to Output Mode	Polarity
0	0	LOW	HIGH	LOW	HIGH	Differential to Differential	Non Inverting
1	1	HIGH	LOW	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>CC</sub> 4.6V

-0.5V to  $V_{cc} + 0.5V$ Inputs, V,

 $\begin{array}{c} \text{Outputs, I}_{\text{O}} \\ \text{Continuous Current} \end{array}$ 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{IA}$  73.2°C/W (0 Ifpm) -65°C to 150°C Storage Temperature,  $T_{STG}$ 

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				55	mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
	Input High Current	CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μΑ
I'IH	Imput riigh Current	CLK_SEL, MR	$V_{IN} = V_{CC} = 3.465V$			150	μΑ
ı	Input Low Current	CLK_EN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ
<b>'</b> ⊩	Imput Low Current	CLK_SEL, MR	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ

Table 4C. Differential DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	nCLK	$V_{IN} = V_{CC} = 3.465V$			5	μΑ
'IH	Imput riigir Current	CLK	$V_{IN} = V_{CC} = 3.465V$			150	μΑ
	Input Low Current	nCLK	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ
I'IL	Imput Low Current	CLK	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ
V <sub>PP</sub>	Peak-to-Peak Input \	/oltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu NOTE 1, 2	ıt Voltage;		V <sub>EE</sub> + 0.5		V <sub>CC</sub> - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{\rm CC}$  + 0.3V.

NOTE 2: Common mode voltage is defined as  $V_{\rm in}$ .



Table 4D. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	$V_{IN} = V_{CC} = 3.465V$			150	μΑ
'IH	Imput riigii Current	$V_{IN} = V_{CC} = 3.465V$			5	μΑ
	Input Low Current	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ
'IL	Imput Low Guiterit	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage		0.3		1	V
$V_{\text{CMR}}$	Common Mode Input Voltage; NOTE 1, 2		V <sub>EE</sub> + 1.5		V <sub>cc</sub>	V
V <sub>OH</sub>	Output High Voltage; NOTE 3		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 3		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Common mode voltage is defined as  $V_{\rm IH}$ .

NOTE 2: For single ended applications, the maximum input voltage for PCLK, nPCLK is  $V_{cc}$  + 0.3V.

NOTE 3: Outputs terminated with 50  $\!\Omega$  to V  $_{\rm cc}$  - 2V.

Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $TA = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency					650	MHz
	Dranagation Dalous NOTE 1	CLK, nCLK	<i>f</i> ≤ 650MHz	1.2		1.8	ns
PD	Propagation Delay; NOTE 1	PCLK, nPCLK	<i>f</i> ≤ 650MHz	1.1		1.7	ns
tsk(o)	Output Skew; NOTE 2, 4					75	ps
tsk(b)	Bank Skew; NOTE 4	Bank A				30	ps
ISK(D)	Dank Skew, NOTE 4	Bank B				45	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4	ļ				300	ps
t <sub>R</sub>	Output Rise Time		20% to 80% @ 50MHz	300		700	ps
t <sub>F</sub>	Output Fall Time		20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle			47	50	53	%

All parameters measured at 500MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




# PARAMETER MEASUREMENT INFORMATION






### 3.3V OUTPUT LOAD AC TEST CIRCUIT








#### **OUTPUT SKEW**


PART-TO-PART SKEW





### OUTPUT RISE/FALL TIME

PROPAGATION DELAY



### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




# **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF \simeq V_{cc}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm CC}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.





#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

# INPUTS: OUTPUTS:

#### **CLK/nCLK INPUT:**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### PCLK/nPCLK INPUT:

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from PCLK to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are

designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION



### Power Considerations

This section provides information on power dissipation and junction temperature for the 8737I-11. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8737I-11 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>CC MAX</sub> = 3.465V \* 55mA = 190.6mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 30mW = 120mW

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 190.6mW + 120mW = 310.6mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

θJA = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.311\text{W} * 66.6^{\circ}\text{C/W} = 105.7^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ 

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).


Table 6. Thermal Resistance  $\theta_{JA}$  for 20-pin TSSOP, Forced Convection

$\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)				
	0	200	500	
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W	
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W	



#### 3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cc}$ - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$ 

$$(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# **RELIABILITY INFORMATION**

# Table 7. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

# $\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for 8737I-11 is: 510



### PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millim	neters		
STWIBOL	Minimum	Maximum		
N	20			
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	6.40	6.60		
E	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8737AGI-11LF	ICS8737AI11L	20 lead "Lead-Free" TSSOP	Tube	-40°C to 85°C
8737AGI-11LFT	ICS8737AI11L	20 lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



	REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date	
Α		8	Added Termination for LVPECL Outputs section.	6/3/02	
A 1	1	2	Pin Description Table - revised MR description.		
		6	3.3V Output Load Test Circuit Diagram, revised VEE equation from "-1.3V $\pm$ 0.135V" to " -1.3V $\pm$ 0.165V".	8/19/02	
		7	Revised Output Rise/Fall Time Diagram.		
B T2 T9		1	Features Section added Lead-Free bullet.		
	2	Pin Characteristicst Table - changed C <sub>IN</sub> from 4pF max. to 4pF typical.			
	8	Added Recommendations for Unused Input and Output Pins.	1/12/06		
		13	Ordering Information Table - added Lead-Free Part/Order Number, Marking and note.	1/12/00	
			Updated format throughout the datasheet.		
C T4E	T4D	5 9 - 10	LVPECL DC Characteristics Table -corrected $\rm V_{OH}$ max. from $\rm V_{CC}$ - 1.0V to $\rm V_{CC}$ - 0.9V; and $\rm V_{SWING}$ max. from 0.9V to 1.0V.	.,	
			Power Considerations - corrected power dissipation to reflect $V_{\rm OH}$ max in Table 4D.	4/13/07	
С		40	Updated datasheet's header/footer with IDT from ICS.	0/4/30	
	T9	13 15	Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/4/10	
С	Т9	13	Ordering Information - removed leaded devices. Updated data sheet format.	7/16/15	



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/