

SN65LVDS84AQ-Q1

SLLS766A-AUGUST 2006-REVISED APRIL 2008

FlatLink[™] TRANSMITTER

FI	EATURES	DC	AGE
•	21:3 Data Channel Compression at up to 196 Mbytes/s Throughput)	w)
٠	Suited for SVGA, XGA, or SXGA Data	D4 [48 🛛 D3
	Transmission From Controller to Display With	V _{CC} [47 🛛 D2
	Very Low EMI		46 GND
٠	21 Data Channels Plus Clock In Low-Voltage	4	45 D1
	TTL Inputs and 3 Data Channels Plus Clock		44 D0
	Out Low-Voltage Differential Signaling (LVDS)		43 0 NC
	Outputs	D8 [42 LVDSGND
٠	Operates From a Single 3.3-V Supply and	00 u	
	89 mW (Typ)		
٠	Packaged in Thin Shrink Small-Outline	D10 [39 Y1M
	Package (TSSOP) With 20-Mil Terminal Pitch	GND	
•	Consumes Less Than 0.54 mW When Disabled		
•	Wide Phase-Lock Input Frequency Range:	D12 [NC [36 UVDSGND 35 Y2M
	31 MHz to 75 MHz		35 Y2P
•	No External Components Required for PLL	D13 [D14 [
•	Outputs Meet or Exceed the Requirements of	GND	32 CLKOUTP
•	ANSI EIA/TIA-644 Standard	D15	31 UVDSGND
		D16	30 PLLGND
•	SSC Tracking Capability of 3% Center Spread at 50-kHz Modulation Frequency		29 PLLV _{CC}
			28 PLLGND
•	Improved Replacement for SN75LVDS84 and	°° 3	
	NSC DS90CF363A 3-V Device	- 4	
٠	Qualified for Automotive Applications		25 D20
			۲

NC - Not Connected

DESCRIPTION/ORDERING INFORMATION

The SN65LVDS84AQ FlatLink™ transmitter contains three 7-bit parallel-load serial-out shift registers, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 3 balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 or SN75LVDS86/86A.

When transmitting, data bits D0-D20 are each loaded into registers of the SN65LVDS84AQ upon the falling edge. The internal PLL is frequency-locked to CLKIN and then used to unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS84AQ requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FlatLink is a trademark of Texas Instruments.

SN65LVDS84AQ-Q1



www.ti.com

SLLS766A-AUGUST 2006-REVISED APRIL 2008


The SN65LVDS84AQ is characterized for operation over the full automotive temperature range of -40°C to 125°C.

ORDERING INFORMATION⁽¹⁾

T _A	PACK	AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	TSSOP – DGG	Reel of 2000	SN65LVDS84ADGGRQ1	65LVDS84AQ

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




FUNCTIONAL BLOCK DIAGRAM



SLLS766A-AUGUST 2006-REVISED APRIL 2008

www.ti.com

SCHEMATICS OF INPUT AND OUTPUT



Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			Ν	/IN	MAX	UNIT
V _{CC}	Supply voltage range		-	0.5	4	V
V _O VI	Input and output voltage range (all terminals)					V
	Continuous total power dissipation					ting Table
TJ	Operating virtual junction temperature range	Operating virtual junction temperature range				°C
		Machine model			200	V
ESD	Electrostatic discharge rating	Human-body model			6000	V
		Charged-device model			1500	V
T _{stg}	Storage temperature range	torage temperature range				°C
	Lead temperature 1,6 mm (1/16 in) from cas	se for 10 s			260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

Dissipation Rating Table

PACKAGE	T _A ≤ 25°C	DERATING FACTOR ⁽¹⁾	T _A = 70°C	T _A = 125°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.



Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
ZL	Differential load impedance	90		132	Ω
T _A	Operating free-air temperature	-40		125	°C

Timing Requirements

		MIN	NOM	MAX	UNIT
t _c	Input clock period	13.3	t _c	32.4	ns
tw	Pulse duration, high-level input clock	0.4 t _c		0.6 t _c	ns
t _t	Transition time, input signal			5	ns
t _{su}	Setup time, data, D0–D20 valid before CLKIN↓ (see Figure 2)	3			ns
t _h	Hold time, data, D0–D20 valid after CLKIN↓ (see Figure 2)	1.5			ns

Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT}	Input threshold voltage			1.4		V	
V _{OD}	Differential steady-state output voltage magnitude	$R_L = 100 \ \Omega$, See Figure 3	}	247		454	mV
$\Delta V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states				50	mV	
V _{OC(SS)}	Steady-state common-mode output voltage	$R_L = 100 \ \Omega$, See Figure 3	}	1.125		1.375	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage			80	150	mV	
I _{IH}	High-level input current	$V_{IH} = V_{CC}$			25	μA	
IIL	Low-level input current	$V_{IL} = 0$			±10	μA	
1	Short-circuit output current	$V_{O(Yn)} = 0$			-6	±24	mA
I _{OS}	Short-circuit output current	$V_{OD} = 0$		-6	±12	ША	
I _{OZ}	High-impedance output current	$V_{O} = 0$ to V_{CC}				±10	μA
		Disabled, All inputs at GN	1D		15	170	μA
		Enabled,	f = 65 MHz		27	35	
I _{CC(AVG)}	Quiescent supply current (average)	$R_L = 100 \Omega$ (4 places), Gray-scale pattern (see Figure 4)	f = 75 MHz		30	38	
		Enabled,	f = 65 MHz		28	36	mA
		$R_L = 100 \Omega$ (4 places), Worst-case pattern (see Figure 5)			31	39	
CI	Input capacitance				2		pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SLLS766A-AUGUST 2006-REVISED APRIL 2008

www.ti.com

Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾ MAX	UNIT
t _{d0}	Delay time, CLKOUT↑ to serial bit position 0		-0.2	0.2	
t _{d1}	Delay time, CLKOUT↑ to serial bit position 1		$\frac{1}{7}t_{C}^{} - 0.2$	$\frac{1}{7}t_{C} + 0.2$	*
t _{d2}	Delay time, CLKOUT↑ to serial bit position 2		$\frac{2}{7}t_{C}^{} - 0.2$	$\frac{2}{7}t_{c} + 0.2$	*
t _{d3}	Delay time, CLKOUT↑ to serial bit position 3	$t_c = 15.38$ ns (±0.2%), Input clock jitter < 50 ps ⁽²⁾ , See Figure 6	$\frac{3}{7}t_{C}^{} - 0.2$	$\frac{3}{7}t_{c} + 0.2$	ns
t _{d4}	Delay time, CLKOUT↑ to serial bit position 4		$\frac{4}{7}t_{C}^{} - 0.2$	$\frac{4}{7}t_{C} + 0.2$	*
t _{d5}	Delay time, CLKOUT↑ to serial bit position 5		$\frac{5}{7}t_{C}^{} - 0.2$	$\frac{5}{7}t_{c} + 0.2$	
t _{d6}	Delay time, CLKOUT↑ to serial bit position 6		$\frac{6}{7}t_{C}^{} - 0.2$	$\frac{6}{7}t_{C} + 0.2$	
t _{sk(o)}	Output skew, $t_n - \frac{n}{7}t_c$		-0.2	0.2	ns
÷	Delay time, CLKIN↓ to	t _c = 15.38 ns (±0.2%), Input clock jitter < 50 ps ⁽²⁾ , See Figure 6		2.7	20
t _{d7}	CLKOUT↑	$ \begin{array}{l} t_c = 13.33 \text{ ns} \sim 32.25 \text{ ns} \ (\pm 0.2\%), \\ \text{Input clock jitter} < 50 \ \text{ps}^{(2)}, \\ \text{See Figure 6} \end{array} $	1	4.5	ns
۸+	Cycle time, output clock	$\label{eq:constraint} \begin{array}{l} t_c = 15.38 + 0.308 \; \text{sin}(2\pi 500\text{E3t}) \pm 0.05 \; \text{ns}, \\ \text{See Figure 7} \end{array}$		±62	20
$\Delta t_{c(0)}$	jitter ⁽³⁾	t_c = 15.38 + 0.308 sin(2 π 3E6t) ±0.05 ns, See Figure 7		±121	ps
tw	Pulse duration, high-level output clock			$\frac{4}{7}$ tc	ns
t _t	Transition time, differential output voltage (t _r or t _f)	See Figure 3		700 1500	ps
t _{en}	Enable time, SHTDN ↑ to phase lock (Yn valid)	See Figure 8		1	ms
t _{dis}	Disable time, <u>SHTDN</u> ↓ to off state (CLKOUT low)	See Figure 9		6.5	ns

(1)

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. |Input clock jitter| is the magnitude of the change in the input clock period. Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles. (2) (3)

SN65LVDS84AQ-Q1

TEXAS INSTRUMENTS

SLLS766A-AUGUST 2006-REVISED APRIL 2008

www.ti.com




Figure 2. Setup and Hold Time Definition

6


Copyright © 2006–2008, Texas Instruments Incorporated



SN65LVDS84AQ-Q1

SLLS766A-AUGUST 2006-REVISED APRIL 2008

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE A: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.




Figure 3. Test Load and Voltage Definitions for LVDS Outputs

SN65LVDS84AQ-Q1

Texas Instruments

SLLS766A-AUGUST 2006-REVISED APRIL 2008

www.ti.com




Figure 5. Worst-Case Test-Pattern Waveforms

8

Copyright © 2006–2008, Texas Instruments Incorporated



SLLS766A-AUGUST 2006-REVISED APRIL 2008





Figure 7. Clock Jitter Test Setup

TEXAS INSTRUMENTS

SLLS766A-AUGUST 2006-REVISED APRIL 2008

www.ti.com





SLLS766A-AUGUST 2006-REVISED APRIL 2008

www.ti.com

APPLICATION INFORMATION

			Host	Cable	Flat P	anel Display	
Graphics (Controller						
<u>12-BIT</u>	18-BIT		SN75LVDS84A/ SN65LVDS84AQ		i i		SN75LVDS86/86A
RED0	RED0	44	D0 YON	41		8	АОМ
RED1	RED1	45	D1	· /	1	Ţ	
RED2	RED2	47	D2		100 Ω	\geq	
RED3	RED3	48	D 2	40	k k	ຼິ 9	
NA	RED4	1	D3 Y01	' _ /		•	A0P
NA	RED5	3	D5				
GREEN0	GREEN0	4	D6 Y1M	39 .		10	A1M
GREEN1	GREEN1	6	D7			Ţ	
GREEN2	GREEN2	7	D8		1 00 Ω	\leq	
GREEN3	GREEN3	9	DO	38 🗸	l l	11	
NA	GREEN4	10	D9 Y11) /		•	A1P
NA	GREEN5	12	D11				
BLUE0	BLUE0	13		35	ĺ	14	4.014
BLUE1	BLUE1	15	D12 Y2N D13			Ţ	A2M
BLUE2	BLUE2	16	D13		100 Ω	\leq	
BLUE3	BLUE3	18	DIE	34		15	
NA	BLUE4	19	D15 Y2I	° →		•	A2P
NA	BLUE5	20	D10				
H_SYNC	H SYNC	22		33 、		16	
V SYNC	V_SYNC	23	D18 CLKOUTI D19			•	CLKINM
ENABLE	ENABLE	25	D19 D20		100 Ω	< ∣	
CLOCK	CLOCK	26		32		17	
GLUGK	GLUGK		CLKIN CLKOUT			•	CLKINP

A. The five $100-\Omega$ terminating resistors are recommended to be 0603 types.

B. NA – not applicable, these unused inputs should be left open.

Figure 12. Color Host to LCD Panel Application



SLLS766A-AUGUST 2006-REVISED APRIL 2008

			Host		ļ	Cable	Flat P	anel Display
Graphics C	Controller		01751.1/00	0444				
<u>12-BIT</u>	<u>18-BIT</u>		SN75LVDS SN65LVDS8		i	i	-	SN75LVDS82
RED0	RED0	44	DO	YOM	41		9	AOM
RED1	RED1	45	D1		1	´ ´I Į		
RED2	RED2	47	D2			100 Ω ≷		
RED3	RED3	48	D3	Y0P	40		10	A0P
NA	RED4	3	D4		1	1		
NA	RED5	4	D5		39 、		11	
GREEN0	GREEN0		D6	Y1M	33	$\rightarrow \rightarrow $		A1M
GREEN1	GREEN1	7	D7			1 100 Ω <		
GREEN2	GREEN2	9	D8		38		12	
GREEN3	GREEN3	10	D9	Y1P	30	$\rightarrow \rightarrow \rightarrow \bullet$	12	A1P
NA	GREEN4	12	D10					
NA	GREEN5	13	D11		35	j	15	
BLUE0	BLUE0	15	D12	Y2M		$\rightarrow \rightarrow \qquad \qquad$		A2M
BLUE1	BLUE1	16	D13			l 100 Ω ≷		
BLUE2	BLUE2	18	D14		34	<u> </u>	16	
BLUE3 NA	BLUE3 BLUE4	19	D15 D16	Y2P		$\rightarrow \rightarrow \bullet$		A2P
NA	BLUE5	20	D10					
	H SYNC	22	D40		33 🗤			
V_SYNC	V_SYNC	23	D18 CI	LKOUTM		≻→≯−••		CLKINM
ENABLE	ENABLE	25	D20			1 <mark>00</mark> Ω 🗧		
CLOCK	CLOCK	26		LKOUTP	32 \			
02001	02000		C C	LKOUIP				CLKINP
								АЗМ
								AJIVI
						100 Ω ≥		
								A3P
						//		АЗГ

- A. The four 100- Ω terminating resistors are recommended to be 0603 types.
- В. NA - not applicable, these unused inputs should be left open.

Figure 13. 18-Bit Color Host to 24-Bit LCD Display Panel Application

Copyright © 2006–2008, Texas Instruments Incorporated



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS84AQDGGRQ1	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS84AQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated