

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



100 V, 1 A PNP low V_{CEsat} (BISS) transistor Rev. 02 — 22 November 2009

Product data sheet

Product profile

1.1 General description

PNP low V_{CEsat} Breakthrough In Small Signal (BISS) transistor in a SOT89 (SC-62/ TO-243) SMD plastic package.

NPN complement: PBSS8110X.

1.2 Features

- SOT89 package
- Low collector-emitter saturation voltage V_{CEsat}
- High collector current capability I_C and I_{CM}
- High efficiency leading to less heat generation

1.3 Applications

- Major application segments:
 - Automotive 42 V power
 - ◆ Telecom infrastructure
 - Industrial
- Peripheral driver:
 - ◆ Driver in low supply voltage applications (e.g. lamps and LEDs)
 - ◆ Inductive load driver (e.g. relays, buzzers and motors)
- DC-to-DC conversion

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CEO}	collector-emitter voltage	open base	-	-	-100	V
I _C	collector current (DC)		-	-	-1	Α
I _{CM}	peak collector current	single pulse; $t_p \le 1 \text{ ms}$	-	-	-3	Α
R _{CEsat}	collector-emitter saturation resistance	$I_{C} = -1 A;$ $I_{B} = -100 \text{ mA}$	<u>[1]</u> -	170	320	mΩ

^[1] Pulse test: $t_p \le 300 \ \mu s$; $\delta \le 0.02$.



2 of 15

100 V, 1 A PNP low V_{CEsat} (BISS) transistor

Pinning information 2.

Table 2 Pinning

Table 2.	i iiiiiig	
Pin	Description	Simplified outline Symbol
1	emitter	
2	collector	2
3	base	3 - 3
		006aaa231

3. **Ordering information**

Table 3. **Ordering information**

Type number	Package		
	Name	Description	Version
PBSS9110X	SC-62	plastic surface mounted package; collector pad for good heat transfer; 3 leads	SOT89

Marking 4.

Product data sheet

Table 4. **Marking codes**

Type number	Marking code ^[1]
PBSS9110X	*4C

- [1] * = -: made in Hong Kong
 - * = p: made in Hong Kong
 - * = t: made in Malaysia
 - * = W: made in China


5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CBO}	collector-base voltage	open emitter	-	-120	V
V_{CEO}	collector-emitter voltage	open base	-	-100	V
V_{EBO}	emitter-base voltage	open collector	-	-5	V
I _C	collector current (DC)		-	–1	Α
I _{CM}	peak collector current	single pulse; $t_p \le 1 \text{ ms}$	-	-3	Α
I _B	base current (DC)		-	-0.3	Α
P _{tot}	total power dissipation	$T_{amb} \le 25 ^{\circ}C$	[1] _	0.55	W
			[2] _	1.4	W
			[3]	2.0	W
Tj	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	°C

- [1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, 6cm² collector mounting pad.
- [3] Device mounted on a ceramic PCB, Al₂O₃, standard footprint.



- (1) Ceramic PCB, Al₂O₃, standard footprint
- (2) FR4 PCB, mounting pad for collector 6cm²
- (3) FR4 PCB, standard footprint

Fig 1. Power derating curves




100 V, 1 A PNP low V_{CEsat} (BISS) transistor

6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	<u>[1]</u> -	-	227	K/W
			[2] _	-	89	K/W
			[3] _	-	63	K/W
$R_{th(j-sp)}$	thermal resistance from junction to solder point		-	-	16	K/W

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- 2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6cm².
- [3] Device mounted on a ceramic PCB, AL₂O₃, standard footprint.



PBSS9110X_2 © NXP B.V. 2009. All rights reserved.

PBSS9110X NXP Semiconductors

100 V, 1 A PNP low V_{CEsat} (BISS) transistor




Fig 3. Transient thermal impedance from junction to ambient as a function of pulse time; typical values




Fig 4. Transient thermal impedance from junction to ambient as a function of pulse time; typical values

7. Characteristics

Table 7. Characteristics


T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{CBO}	collector-base cut-off current	$V_{CB} = -80 \text{ V}; I_E = 0 \text{ A}$	-	-	-100	nA
		$V_{CB} = -80 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 ^{\circ}\text{C}$	-	-	-50	μА
I _{CES}	collector-emitter cut-off current	$V_{CE} = -80 \text{ V}; V_{BE} = 0 \text{ V}$	-	-	-100	nA
I _{EBO}	emitter-base cut-off current	$V_{EB} = -4 \text{ V}; I_C = 0 \text{ A}$	-	-	-100	nA
h _{FE}	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -1 \text{ mA}$	150	-	-	
		$V_{CE} = -5 \text{ V}; I_{C} = -250 \text{ mA}$	150	-	-	
		$V_{CE} = -5 \text{ V}; I_{C} = -0.5 \text{ A}$	<u>11</u> 150	-	450	
		$V_{CE} = -5 \text{ V}; I_{C} = -1 \text{ A}$	<u>11</u> 125	-	-	
0_041	collector-emitter saturation voltage	$I_C = -250 \text{ mA};$ $I_B = -25 \text{ mA}$	-	-	-120	mV
		$I_C = -500 \text{ mA};$ $I_B = -50 \text{ mA}$	-	-	-180	mV
		$I_C = -1 A$; $I_B = -100 \text{ mA}$	[1] -	-	-320	mV
R _{CEsat}	collector-emitter saturation resistance	$I_C = -1 A$; $I_B = -100 \text{ mA}$	[1] -	170	320	mΩ
V _{BEsat}	base-emitter saturation voltage	$I_C = -1 A$; $I_B = -100 \text{ mA}$	-	-	-1.1	V
V_{BEon}	base-emitter turn-on voltage	$I_C = -1 A$; $V_{CE} = -5 V$	-	-	-1.0	V
t _d	delay time	$V_{CC} = -10 \text{ V}; I_C = -0.5 \text{ A};$	-	20	-	ns
t _r	rise time	「I _{Bon} = −0.025 A; - I _{Boff} = 0.025 A	-	60	-	ns
t _{on}	turn-on time	180II = 0.053 M	-	80	-	ns
ts	storage time		-	290	-	ns
t _f	fall time		-	120	-	ns
t _{off}	turn-off time		-	410	-	ns
f _T	transition frequency	$I_C = -50 \text{ mA}; V_{CE} = -10 \text{ V};$ f = 100 MHz	100	-	-	MHz
C _c	collector capacitance	$I_E = i_e = 0 A; V_{CB} = -10 V;$ f = 1 MHz	-	-	17	pF

^[1] Pulse test: $t_p \le 300~\mu s;~\delta \le 0.02.$

001aaa377

100 V, 1 A PNP low V_{CEsat} (BISS) transistor




$$V_{CE} = -10 \text{ V}$$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 5. DC current gain as a function of collector current; typical values




$$V_{CE} = -10 \text{ V}$$

(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 6. Base-emitter voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 10$$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 7. Collector-emitter saturation voltage as a function of collector current; typical values




$$T_{amb} = 25 \, ^{\circ}C$$

(1)
$$I_C/I_B = 50$$

(2)
$$I_C/I_B = 20$$

Fig 8. Collector-emitter saturation voltage as a function of collector current; typical values

100 V, 1 A PNP low V_{CEsat} (BISS) transistor




$$I_{\rm C}/I_{\rm B} = 10$$

(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$


(3)
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 9. Base-emitter saturation voltage as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B}=20$$

Fig 10. Base-emitter saturation voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 10$$

(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 11. Collector-emitter saturation resistance as a function of collector current; typical values




$$T_{amb} = 25 \, ^{\circ}C$$

(1)
$$I_C/I_B = 50$$

(2)
$$I_C/I_B = 20$$

Fig 12. Collector-emitter saturation resistance as a function of collector current; typical values

9 of 15



Product data sheet

8. Test information




Fig 14. BISS transistor switching time definition





Fig 15. Test circuit for switching times

9. Package outline



10. Packing information

Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]


Type number	Package	Description	Packing quantity	
			1000	4000
PBSS9110X	SOT89	8 mm pitch, 12 mm tape and reel	-115	-135

[1] For further information and the availability of packing methods, see <u>Section 15</u>.


NXP Semiconductors PBSS9110X

100 V, 1 A PNP low V_{CEsat} (BISS) transistor

11. Soldering



12. Mounting



100 V, 1 A PNP low V_{CEsat} (BISS) transistor

13. Revision history

Table 9. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PBSS9110X_2	20091122	Product data sheet	-	PBSS9110X_1
Modifications:		eet was changed to reflect v legal definitions and discl		
	 Figure 12 "Co values": upda 		esistance as a function	n of collector current; typical
	 Figure 13 "Co updated 	ollector current as a function	on of collector-emitter v	oltage; typical values":
PBSS9110X_1	20050502	Product data sheet	-	-

NXP Semiconductors PBSS9110X

100 V, 1 A PNP low V_{CEsat} (BISS) transistor

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

14.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PBSS9110X_2 © NXP B.V. 2009. All rights reserved.

NXP Semiconductors

PBSS9110X

100 V, 1 A PNP low V_{CEsat} (BISS) transistor

16. Contents

1	Product profile
1.1	General description 1
1.2	Features
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 2
5	Limiting values 3
6	Thermal characteristics 4
7	Characteristics 6
8	Test information
9	Package outline
10	Packing information 11
11	Soldering 12
12	Mounting 12
13	Revision history
14	Legal information 14
14.1	Data sheet status
14.2	Definitions
14.3	Disclaimers
14.4	Trademarks14
15	Contact information 14
16	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.



founded by