UCD9090A 10-Rail Power Supply Sequencer and Monitor With ACPI Support

1 Features

- Monitor and sequence 10 voltage rails
  - All rails sampled every 400 µs
  - 12-bit ADC with 2.5-V, 0.5% internal V_{REF}
  - Sequence based on time, rail and pin dependencies
  - Four programmable undervoltage and overvoltage thresholds per monitor
- Nonvolatile error and peak-value logging per monitor (up to 26 fault detail entries)
- Closed-loop margining for 10 rails
  - Margin output adjusts rail voltage to match user-defined margin thresholds
- Programmable watchdog timer and system reset
- Flexible digital I/O configuration
- Response and monitor to GPI-triggered fault
- Easily cascade multiple power sequencers and take coordinated fault responses
- Pin-selected rail states
- Cascading multiple devices
- Multiphase PWM clock generator
  - Clock frequencies from 15.259 kHz to 125 MHz
  - Capability to configure independent clock outputs for synchronizing switch-mode power supplies
- JTAG and I²C/SMBus/ PMBus™ interfaces

2 Applications

- Industrial and ATE
- Telecommunications and networking equipment
- Servers and storage systems
- Any system requiring sequencing and monitoring of multiple power rails

3 Description

The UCD9090A is a 10-rail PMBus/I²C addressable power supply sequencer and monitor. The device integrates a 12-bit ADC for monitoring up to 10 power supply voltage inputs. Twenty-three GPIO pins can be used for power supply enables, power-on reset signals, external interrupts, cascading, or other system functions. Ten of these pins offer PWM functionality. Using these pins, the UCD9090A offers support for margining, and general-purpose PWM functions.

Specific power states can be achieved using the Pin-Selected Rail States feature. This feature allows with the use of up to 3 GPIs to enable and disable any rail. This is useful for implementing system low-power modes and the Advanced Configuration and Power Interface (ACPI) specification that is used for hardware devices.

The TI Fusion Digital Power™ designer software is provided for device configuration. This PC-based graphical user interface (GUI) offers an intuitive interface for configuring, storing, and monitoring all system operating parameters.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCD9090A	VQFN (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2019) to Revision B (December 2020)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document	1
• Updated Figure 3-1	1
• Corrected typographical error in test condition for *Internal oscillator frequency* specification	7
• Updated *Voltage Monitoring* section to specify 11 monitoring pins.	18
• Updated Figure 7-7	18

Changes from Revision * (September 2016) to Revision A (February 2019)	Page
• Updated *Section 7.5* section, Step 1	43
• Added Steps 6, 7, 8, and 9 to *Section 8.2.1* section	48

5 Pin Configuration and Functions

Note

The number of configurable rails is a maximum of ten. The maximum number of configurable GPIs is eight. The maximum number of configurable boolean logic GPOs is ten.



Figure 5-1. Pin Assignments for the VQFN Package



Figure 5-2. RGZ Package, 48-Pin VQFN With Exposed Thermal Pad (Top View)

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
ANALOG MONITOR INPUTS			
MON1	1	I	Analog input (0 V–2.5 V)
MON2	2	I	Analog input (0 V–2.5 V)
MON3	38	I	Analog input (0 V–2.5 V)
MON4	39	I	Analog input (0 V–2.5 V)
MON5	40	I	Analog input (0 V–2.5 V)
MON6	41	I	Analog input (0 V–2.5 V)
MON7	42	I	Analog input (0 V–2.5 V)
MON8	45	I	Analog input (0 V–2.5 V)
MON9	46	I	Analog input (0 V–2.5 V)
MON10	48	I	Analog input (0 V–2.5 V)
MON11	37	I	Analog input (0.2 V–2.5 V)
GPIO			
GPIO1	4	I/O	General-purpose discrete I/O
GPIO2	5	I/O	General-purpose discrete I/O
GPIO3	6	I/O	General-purpose discrete I/O
GPIO4	7	I/O	General-purpose discrete I/O
GPIO13	18	I/O	General-purpose discrete I/O
GPIO14	21	I/O	General-purpose discrete I/O
GPIO15	24	I/O	General-purpose discrete I/O
GPIO16	25	I/O	General-purpose discrete I/O
GPIO17	26	I/O	General-purpose discrete I/O
PWM OUTPUTS			

Table 5-1. Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
FPWM1/GPIO5	10	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM2/GPIO6	11	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM3/GPIO7	12	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM4/GPIO8	13	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM5/GPIO9	14	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM6/GPIO10	15	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM7/GPIO11	16	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
FPWM8/GPIO12	17	I/O/PWM	PWM (15.259 kHz to 125 MHz) or GPIO
PWM1/GPI1	22	I/PWM	PWM (0.93 Hz to 7.8125 MHz) or GPI
PWM2/GPI2	23	I/PWM	PWM (0.93 Hz to 7.8125 MHz) or GPI
PMBus COMM INTERFACE			
PMBus_CLK	8	I/O	PMBus clock (must have pullup to 3.3 V)
PMBus_DATA	9	I/O	PMBus data (must have pullup to 3.3 V)
PMBus_ALERT	19	O	PMBus alert, active-low, open-drain output (must have pullup to 3.3 V)
PMBus_CNTRL	20	I	PMBus control
PMBus_ADDR0	44	I	PMBus analog address input. Least-significant address bit
PMBus_ADDR1	43	I	PMBus analog address input. Most-significant address bit
JTAG			
TCK/GPIO18	27	I/O	Test clock or GPIO
TDO/GPIO19	28	I/O	Test data out or GPIO
TDI/GPIO20	29	I/O	Test data in (tie to V_{dd} with 10-kΩ resistor) or GPIO
TMS/GPIO21	30	I/O	Test mode select (tie to V_{dd} with 10-kΩ resistor) or GPIO
$\overline{\text{TRST}}$	31	I	Test reset – tie to ground with 10-kΩ resistor
INPUT POWER AND GROUNDS			
$\overline{\text{RESET}}$	3	—	Active-low device reset input. Hold low for at least 2 µs to reset the device.
V33A	34	—	Analog 3.3-V supply. Refer to the *Section 10.1* section.
V33D	33	—	Digital core 3.3-V supply. Refer to the *Section 10.1* section.
BPCap	35	—	1.8-V bypass capacitor. Refer to the *Section 10.1* section.
AVSS1	36	—	Analog ground
AVSS2	47	—	Analog ground
DVSS	32	—	Digital ground
Thermal pad		—	QFN ground pad. Tie to ground plane.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Voltage applied at V33D to DV_{SS}	–0.3	3.8	V
Voltage applied at V33A to AV_{SS}	–0.3	3.8	V
Voltage applied to any other pin (2)	–0.3	V33A + 0.3	V
Storage temperature (T_{stg})	–55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages referenced to V_{SS}

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage during operation (V_{33D}, V_{33DIO}, V_{33A})	3	3.3	3.6	V
Operating free-air temperature, T_A	–40		110	°C
Junction temperature, T_J			125	°C

6.4 Thermal Information

THERMAL METRIC(1)		UCD9090A RGZ (VQFN) 48 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	8.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	5.5	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.3	°C/W
ψ_{JB}	Junction-to-board characterization parameter	1.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.7	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{V33A}	Supply current(1)	V_{V33A} = 3.3 V		8		mA
I_{V33DIO}		V_{V33DIO} = 3.3 V		2		mA
I_{V33D}		V_{V33D} = 3.3 V		40		mA
I_{V33D}		V_{V33D} = 3.3 V, storing configuration parameters in flash memory		50		mA
ANALOG INPUTS (MON1–MON11)						
V_{MON}	Input voltage range	MON1–MON10	0		2.5	V
		MON11	0.2		2.5	V
INL	ADC integral non-linearity		–4		4	LSB
DNL	ADC differential non-linearity		-2		2	LSB
I_{lkg}	Input leakage current	3 V applied to pin			100	nA
I_{OFFSET}	Input offset current	1-kΩ source impedance	–5		5	µA
R_{IN}	Input impedance	MON1–MON10, ground reference	8			MΩ
		MON11, ground reference	0.5	1.5	3	MΩ
C_{IN}	Input capacitance				10	pF
$t_{CONVERT}$	ADC sample period	12 voltages sampled, 3.89 µs/sample		400		µs
V_{REF}	ADC 2.5 V, internal reference accuracy	0°C ≤ T_A ≤ 125°C	–0.5%		0.5%	
		–40°C ≤ T_A ≤ 125°C	–1%		1%	
ANALOG INPUT (PMBus_ADDRx)						
I_{BIAS}	Bias current for PMBus Addr pins		9		11	µA
V_{ADDR_OPEN}	Voltage – open pin	PMBus_ADDR0, PMBus_ADDR1 open	2.26			V
V_{ADDR_SHORT}	Voltage – shorted pin	PMBus_ADDR0, PMBus_ADDR1 short to ground			0.124	V
DIGITAL INPUTS AND OUTPUTS						
V_{OL}	Low-level output voltage	I_{OL} = 6 mA(2), V_{33DIO} = 3 V			Dgnd + 0.25	V
V_{OH}	High-level output voltage	I_{OH} = –6 mA(3), V_{33DIO} = 3 V	V_{33DIO} – 0.6			V
V_{IH}	High-level input voltage	V_{33DIO} = 3 V	2.1		3.6	V
V_{IL}	Low-level input voltage	V_{33DIO} = 3.5 V			1.4	V
MARGINING OUTPUTS						
T_{PWM_FREQ}	MARGINING-PWM frequency	FPWM1-8	15.260		125000	kHz
		PWM1-2	0.001		7800	
$DUTY_{PWM}$	MARGINING-PWM duty cycle range		0%		100%	
SYSTEM PERFORMANCE						
V_{DD}Slew	Minimum V_{DD} slew rate	V_{DD} slew rate between 2.3 V and 2.9 V	0.25			V/ms
V_{RESET}	Supply voltage at which device comes out of reset	For power-on reset (POR)			2.4	V
t_{RESET}	Low-pulse duration needed at $\overline{RESET}$ pin	To reset device during normal operation	2			µS
$f_{(PCLK)}$	Internal oscillator frequency	T_A = 25°C	240	250	260	MHz
$t_{retention}$	Retention of configuration parameters	T_J = 25°C	100			Years
Write_Cycles	Number of nonvolatile erase/write cycles	T_J = 25°C	20			K cycles

(1) Typical supply current values are based on device programmed but not configured, and no peripherals connected to any pins.
(2) The maximum total current, I_{OL}max, for all outputs combined, should not exceed 12 mA to hold the maximum voltage drop specified.
(3) The maximum total current, I_{OH}max, for all outputs combined, should not exceed 48 mA to hold the maximum voltage drop specified.

6.6 I²C/Smbus/PMBus Timing Requirements

T_A = –40°C to 85°C, 3 V < V_{DD} < 3.6 V; typical values at T_A = 25°C and V_{CC} = 2.5 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
FSMB	SMBus/PMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		400	kHz
FI2C	I²C operating frequency	Slave mode, SCL 50% duty cycle	10		400	kHz
$t_{(BUF)}$	Bus free time between start and stop		1.3			µs
$t_{(HD:STA)}$	Hold time after (repeated) start		0.6			µs
$t_{(SU:STA)}$	Repeated-start setup time		0.6			µs
$t_{(SU:STO)}$	Stop setup time		0.6			µs
$t_{(HD:DAT)}$	Data hold time	Receive mode	0			ns
$t_{(SU:DAT)}$	Data setup time		100			ns
$t_{(TIMEOUT)}$	Error signal/detect	See(1)			35	ms
$t_{(LOW)}$	Clock low period		1.3			µs
$t_{(HIGH)}$	Clock high period	See (2)	0.6			µs
$t_{(LOW:SEXT)}$	Cumulative clock low slave extend time	See (3)			25	ms
t_f	Clock/data fall time	See (4)	20 + 0.1 Cb		300	ns
t_r	Clock/data rise time	See (5)	20 + 0.1 Cb		300	ns
Cb	Total capacitance of one bus line				400	pF

(1) The device times out when any clock low exceeds $t_{(TIMEOUT)}$.
(2) $t_{(HIGH)}$, Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0] = 0).
(3) $t_{(LOW:SEXT)}$ is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
(4) Fall time t_f = 0.9 VDD to (V_{IL}MAX – 0.15)
(5) Rise time t_r = (V_{IL}MAX – 0.15) to (V_{IH}MIN + 0.15)



Figure 6-1. I²C/SMBus Timing Diagram



Figure 6-2. Bus Timing in Extended Mode

6.7 Typical Characteristics



Figure 6-3. ADC Reference Voltage vs Temperature



Figure 6-4. ADC Differential Nonlinearity vs Temperature



Figure 6-5. ADC Integral Nonlinearity vs Temperature

7 Detailed Description

7.1 Overview

Electronic systems that include CPU, DSP, microcontroller, FPGA, ASIC, and so forth can have multiple voltage rails and require certain power on/off sequences in order to function correctly. The UCD9090A can control up to 10 voltage rails and ensure correct power sequences during normal condition and fault conditions.

In addition to sequencing, UCD9090A can continuously monitor rail voltages, currents, temperatures, fault conditions, and report the system health information to a PMBus host, improving systems' long term reliability.

The Fault Pin feature enables easily cascading multiple devices and coordinates among those devices to take synchronized fault responses.

Also, UCD9090A can protect electronic systems by responding to power system faults. The fault responses are conveniently configured by users through Fusion GUI. Fault events are stored in on-chip nonvolatile flash memory with time stamp in order to assist failure analysis.

System reliability can be improved through four-corner testing during system verification. During four-corner testing, each voltage rail is required to operate at the minimum and maximum output voltages, commonly known as margining. UCD9090A can perform closed-loop margining for up to 10 voltage rails. During normal operation, UCD9090A can also actively trim DC output voltages using the same margining circuitry.

UCD9090A supports both PMBus-based and pin-based control environments. UCD9090A functions as a PMBus slave. It can communicate with PMBus host with PMBus commands, and control voltage rails accordingly. Also, UCD9090A can be controlled by up to 8 GPIO configured GPI pins. One GPI pin can be used as the fault input which can shut down rails. The GPIs can be used as Boolean logic input to control up to 10 Logic GPO outputs. Each Logic GPO has a flexible Boolean logic builder. Input signals of the Boolean logic builder can include GPIs, other Logic GPO outputs, and selectable system flags such as POWER_GOOD, faults, warnings, etc. A simple state machine is also available for each Logic GPO pin.

UCD9090A provides additional features such as cascading, pin-selected states, system watchdog, system reset, runtime clock, peak value log, reset counter, and so on. Pin-selected states feature allows users to use up to 3 GPIs to define up to 8 rail states. These states can implement system low-power modes as set out in the Advanced Configuration and Power Interface (ACPI) specification. Other features will be introduced in the following sections of this data sheet.

7.2 Functional Block Diagram



48-pin QFN

7.3 Feature Description

7.3.1 TI Fusion GUI

The Texas Instruments *Fusion Digital Power Designer* is provided for device configuration. This PC-based graphical user interface (GUI) offers an intuitive I^{2}C/PMBus interface to the device. It allows the design engineer to configure the system operating parameters for the application without directly using PMBus commands, store the configuration to on-chip nonvolatile memory, and observe system status (voltage, etc). *Fusion Digital Power Designer* is referenced throughout the data sheet as *Fusion GUI* and many sections include screenshots. The *Fusion GUI* can be downloaded from www.ti.com.

7.3.2 PMBus Interface

The PMBus is a serial interface specifically designed to support power management. It is based on the SMBus interface that is built on the I^{2}C physical specification. The UCD9090A supports revision 1.1 of the PMBus standard. Wherever possible, standard PMBus commands are used to support the function of the device. For unique features of the UCD9090A, MFR_SPECIFIC commands are defined to configure or activate those features. These commands are defined in the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* (SLVU352). The most current UCD90xxx PMBus™ Command Reference can be found within the TI Fusion Digital Power Designer software via the Help Menu (Help, Documentation & Help Center, Sequencers tab, Documentation section).

This document makes frequent mention of the PMBus specification. Specifically, this document is *PMBus Power System Management Protocol Specification Part II – Command Language*, Revision 1.1, dated 5 February 2007. The specification is published by the Power Management Bus Implementers Forum and is available from www.PMBus.org.

The UCD9090A is PMBus compliant, in accordance with the *Compliance* section of the PMBus specification. The firmware is also compliant with the SMBus 1.1 specification, including support for the SMBus ALERT function. The hardware can support either 100-kHz or 400-kHz PMBus operation.

7.3.3 Rail Configuration

A rail includes voltage, a power supply enable and a margining output. At least one must be included in a rail definition. Once the user has defined how the power supply rails should operate in a particular system, analog input pins and GPIOs can be selected to monitor and enable each supply (Figure 7-1).



Figure 7-1. Fusion GUI Pin-Assignment Tab

After the pins have been configured, other key monitoring and sequencing criteria are selected for each rail from the V_{OUT} Config tab (Figure 7-2):

- Nominal operating voltage (V_{OUT})
- Undervoltage (UV) and overvoltage (OV) warning and fault limits
- Margin-low and margin-high values
- Power-good on and power-good off limits
- PMBus or pin-based sequencing control (On/Off Config)
- Rails, GPOs, and GPIs for Sequence On dependencies
- Rails, GPOs, and GPIs for Sequence Off dependencies
- Turn-on and turn-off delay timing
- Maximum time allowed for a rail to reach POWER_GOOD_ON or POWER_GOOD_OFF after being enabled or disabled
- Other rails to turn off in case of a fault on a rail (fault-shutdown slaves)



Figure 7-2. Fusion GUI V_{OUT}-Config Tab

The **Synchronize margins/limits/PG to Vout** checkbox is an easy way to change the nominal operating voltage of a rail and also update all of the other limits associated with that rail according to the percentages shown to the right of each entry.

The plot in the upper left section of Figure 7-2 shows a simulation of the overall sequence-on and sequence-off configuration, including the nominal voltage, the turnon and turnoff delay times, the power-good on and power-good off voltages and any timing dependencies between the rails.

After a rail voltage has reached its POWER_GOOD_ON voltage and is considered to be in regulation, it is compared against two UV and two OV thresholds in order to determine if a warning or fault limit has been exceeded. If a fault is detected, the UCD9090A responds based on a variety of flexible, user-configured options. Faults can cause rails to restart, shut down immediately, sequence off using turnoff delay times or shut down a group of rails and sequence them back on. Different types of faults can result in different responses.

Fault responses, along with a number of other parameters including user-specific manufacturing information and external scaling and offset values, are selected in the different tabs within the Configure function of the *Fusion GUI*. Once the configuration satisfies the user requirements, it can be written to device SRAM if *Fusion GUI* is

connected to a UCD9090A using an I²C/PMBus. SRAM contents can then be stored to data flash memory so that the configuration remains in the device after a reset or power cycle.

The *Fusion GUI* Monitor page has a number of options, including a device dashboard and a system dashboard, for viewing and controlling device and system status.



Figure 7-3. Fusion GUI Monitor Page

The UCD9090A also has rail state for each rail to debug the system.

Table 7-1. Rail State

RAIL STATE	VALUE	DESCRIPTION
IDLE	1	On condition is not met, or rail is shut down due to fault, or rail is waiting for the resequence
SEQ_ON	2	Wait the dependency to be met to assert ENABLE signal
START_DELAY	3	TON_DELAY to assert ENABLE signal
RAMP_UP	4	Enable is asserted and rail is on the way to reach power good threshold. If the power good threshold is set to 0 V, the rail stays at this state even if the monitored voltage is bigger than 0 V.
REGULATION	5	Once the monitoring voltage is over POWER_GOOD when enable signal is asserted, rails stay at this state even if the voltage is below POWER_GOOD late as long as there is no fault action taken.
SEQ_OFF	6	Wait the dependency to be met to de-assert ENABLE signal
STOP_DELAY	7	TOFF_DELAY to de-assert ENABLE signal
RAMP_DOWN	8	Enable signal is de-asserted and rail is ramping down. This state is only available if TOFF_MAX_WARN_LIMIT is not set to unlimited; or If the turn off is triggered by a fault action, rail must not be under fault retry to show RAMP DOWN state. Otherwise, IDLE state is present.

The UCD9090A also has status registers for each rail and the capability to log faults to flash memory for use in system troubleshooting. This is helpful in the event of a power supply or system failure. The status registers (Figure 7-4) and the fault log (Figure 7-5) are available in the *Fusion GUI*. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* (SLVU352) and the PMBus Specification for detailed descriptions of each status register and supported PMBus commands.



Figure 7-4. Fusion GUI Rail-Status Register



Figure 7-5. Fusion GUI Flash-Error Log (Logged Faults)

7.4 Device Functional Modes

7.4.1 Power Supply Sequencing

The UCD9090A can control the turn-on and turn-off sequencing of up to 10 voltage rails by using a GPIO to set a power supply enable pin high or low. In PMBus-based designs, the system PMBus master can initiate a sequence-on event by asserting the PMBus_CNTRL pin or by sending the OPERATION command over the I^2C serial bus. In pin-based designs, the PMBus_CNTRL pin can also be used to sequence-on and sequence-off.

The auto-enable setting ignores the OPERATION command and the PMBus_CNTRL pin. Sequence-on is started at power up after any dependencies and time delays are met for each rail. A rail is considered to be on or within regulation when the measured voltage for that rail crosses the power-good on (POWER_GOOD_ON [1]) limit. The rail is still in regulation until the voltage drops below power-good off (POWER_GOOD_OFF). In the case that there isn't voltage monitoring set for a given rail, that rail is considered ON if it is commanded on (either by OPERATION command, PMBus CNTRL pin, or auto-enable) and (TON_DELAY + TON_MAX_FAULT_LIMIT) time passes. Also, a rail is considered OFF if that rail is commanded OFF and (TOFF_DELAY + TOFF_MAX_WARN_LIMIT) time passes.

7.4.1.1 Turn-On Sequencing

The following sequence-on options are supported for each rail:

- Monitor only – do not sequence-on
- Fixed delay time (TON_DELAY) after an OPERATION command to turn on
- Fixed delay time after assertion of the PMBus_CNTRL pin
- Fixed time after one or a group of parent rails achieves regulation (POWER_GOOD_ON)
- Fixed time after a designated GPI has reached a user-specified state
- Fixed time after a designated GPO has reached a user-specified state
- Any combination of the previous options

The maximum TON_DELAY time is 3276 ms.

7.4.1.2 Turn-Off Sequencing

The following sequence-off options are supported for each rail:

- Monitor only – do not sequence-off
- Fixed delay time (TOFF_DELAY) after an OPERATION command to turn off
- Fixed delay time after deassertion of the PMBus_CNTRL pin
- Fixed time after one or a group of parent rails drop below regulation (POWER_GOOD_OFF)
- Fixed delay time in response to an undervoltage, overvoltage, or max turn-on fault on the rail
- Fixed delay time in response to a fault on a different rail when set as a fault shutdown slave to the faulted rail
- Fixed delay time in response to a GPI reaching a user-specified state
- Fixed time after a designated GPO has reached a user-specified state
- Any combination of the previous options

The maximum TOFF_DELAY time is 3276 ms.

[1] In this document, configuration parameters such as Power Good On are referred to using Fusion GUI names. *The UCD90xxx Sequencer and System Health Controller PMBus Command Reference* name is shown in parentheses (POWER_GOOD_ON) the first time the parameter appears.



- Rail 1 and Rail 2 are both sequenced “ON” and “OFF” by the PMBUS_CNTRL pin only
- Rail 2 has Rail 1 as an “ON” dependency
- Rail 1 has Rail 2 as an “OFF” dependency

Figure 7-6. Sequence-On and Sequence-Off Timing

7.4.1.3 Sequencing Configuration Options

In addition to the turn-on and turn-off sequencing options, the time between when a rail is enabled and when the monitored rail voltage must reach its power-good-on setting can be configured using max turn-on (TON_MAX_FAULT_LIMIT). Max turn-on can be set in 1-ms increments. A value of 0 ms means that there is no limit and the device can try to turn on the output voltage indefinitely.

Rails can be configured to turn off immediately or to sequence-off according to rail and GPI dependencies, and user-defined delay times. A sequenced shutdown is configured by selecting the appropriate rail and GPI dependencies, and turn-off delay (TOFF_DELAY) times for each rail. The turn-off delay times begin when the PMBus_CNTRL pin is deasserted, when the PMBus OPERATION command is used to give a soft-stop command, or when a fault occurs on a rail that has other rails set as fault-shutdown slaves.

Shutdowns on one rail can initiate shutdowns of other rails or controllers. In systems with multiple UCD9090As, it is possible for each controller to be both a master and a slave to another controller.

7.4.2 Pin-Selected Rail States

This feature allows with the use of up to 3 GPIs to enable and disable any rail. This is useful for implementing system low-power modes and the Advanced Configuration and Power Interface (ACPI) specification that is used for operating system directed power management in servers and PCs. In up to 8 system states, the power system designer can define which rails are on and which rails are off. If a new state is presented on the input pins, and a rail is required to change state, it will do so with regard to its sequence-on or sequence-off dependencies.

The OPERATION command is modified when this function causes a rail to change its state. This means that the ON_OFF_CONFIG for a given rail must be set to use the OPERATION command for this function to have any effect on the rail state. The first 3 pins configured with the GPI_CONFIG command are used to select 1 of 8 system states. Whenever the device is reset, these pins are sampled and the system state, if enabled, will be used to update each rail state. When selecting a new system state, changes to the status of the GPIs must not take longer than 1 microsecond. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for complete configuration settings of PIN_SELECTED_RAIL_STATES.

Table 7-2. GPI Selection of System States

GPI 2 STATE	GPI 1 STATE	GPI 0 STATE	SYSTEM STATE
NOT Asserted	NOT Asserted	NOT Asserted	0
NOT Asserted	NOT Asserted	Asserted	1
NOT Asserted	Asserted	NOT Asserted	2
NOT Asserted	Asserted	Asserted	3
Asserted	NOT Asserted	NOT Asserted	4
Asserted	NOT Asserted	Asserted	5
Asserted	Asserted	NOT Asserted	6

Table 7-2. GPI Selection of System States (continued)

GPI 2 STATE	GPI 1 STATE	GPI 0 STATE	SYSTEM STATE
Asserted	Asserted	Asserted	7

7.4.3 Monitoring

The UCD9090A has 11 monitor input pins (MONx) that are multiplexed into a 2.5V referenced 12-bit ADC. The monitor pins can be configured so that they can measure voltage signals to report voltage, current and temperature type measurements. A single rail can include all three measurement types, each monitored on separate MON pins. If a rail has both voltage and current assigned to it, then the user can calculate power for the rail. Digital filtering applied to each MON input depends on the type of signal. Voltage inputs have no filtering. Current and temperature inputs have a low-pass filter.

7.4.3.1 Voltage Monitoring

Up to 11 voltages can be monitored using the analog input pins. The input voltage range is 0 V–2.5 V for all MONx inputs except MON11 (pin 37) which operates in the range between 0.2 V and 2.5 V. Any voltage between 0 V and 0.2 V on this pin is read as 0.2 V. External resistors can be used to attenuate voltages higher than 2.5 V.

The ADC operates continuously, requiring 3.89 µs to convert a single analog input. Each rail is sampled by the sequencing and monitoring algorithm every 400 µs. The maximum source impedance of any sampled voltage should be less than 4 kΩ. The source impedance limit is particularly important when a resistor-divider network is used to lower the voltage applied to the analog input pins.

MON1 - MON6 can be configured using digital hardware comparators, which can be used to achieve faster fault responses. Each hardware comparator has four thresholds (two UV (Fault and Warning) and two OV (Fault and Warning)). The hardware comparators respond to UV or OV conditions in about 80 µs (faster than 400 µs for the ADC inputs) and can be used to disable rails or assert GPOs. The only fault response available for the hardware comparators is to shut down immediately.

An internal 2.5-V reference is used by the ADC. The ADC reference has a tolerance of ±0.5% between 0°C and 125°C and a tolerance of ±1% between –40°C and 125°C. An external voltage divider is required for monitoring voltages higher than 2.5 V. The nominal rail voltage and the external scale factor can be entered into the *Fusion GUI* and are used to report the actual voltage being monitored instead of the ADC input voltage. The nominal voltage is used to set the range and precision of the reported voltage according to Table 7-3.



Figure 7-7. Voltage Monitoring Block Diagram

Table 7-3. Voltage Range and Resolution

VOLTAGE RANGE (V)	RESOLUTION (mV)
0 to 127.99609	3.90625
0 to 63.99805	1.95313
0 to 31.99902	0.97656
0 to 15.99951	0.48824
0 to 7.99976	0.24414
0 to 3.99988	0.12207
0 to 1.99994	0.06104
0 to 0.99997	0.03052

Although the monitor results can be reported with a resolution of approximately 15 µV, the true conversion resolution of 610 µV is fixed by the 2.5-V reference and the 12-bit ADC.

7.4.3.2 Current Monitoring

Current can be monitored using the analog inputs. External circuitry, see Figure 7-8, must be used in order to convert the current to a voltage within the range of the UCD9090A MONx input being used.

If a monitor input is configured as a current, the measurements are smoothed by a sliding-average digital filter. The current for 1 rail is measured every 200µs. If the device is programmed to support 10 rails (independent of current not being monitored at all rails), then each rail's current will get measured every 2ms. The current calculation is done with a sliding average using the last 4 measurements. The filter reduces the probability of false fault detections, and introduces a small delay to the current reading. If a rail is defined with a voltage monitor and a current monitor, then monitoring for undercurrent warnings begins once the rail voltage reaches POWER_GOOD_ON. If the rail does not have a voltage monitor, then current monitoring begins after TON_DELAY.

The device supports multiple PMBus commands related to current, including READ_IOUT, which reads external currents from the MON pins; IOUT_OC_FAULT_LIMIT, which sets the overcurrent fault limit; IOUT_OC_WARN_LIMIT, which sets the overcurrent warning limit; and IOUT_UC_FAULT_LIMIT, which sets the undercurrent fault limit. The *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* contains a detailed description of how current fault responses are implemented using PMBus commands.

IOUT_CAL_GAIN is a PMBus command that allows the scale factor of an external current sensor and any amplifiers or attenuators between the current sensor and the MON pin to be entered by the user in milliohms. IOUT_CAL_OFFSET is the current that results in 0 V at the MON pin. The combination of these PMBus commands allows current to be reported in amperes. The example below using the INA196 would require programming IOUT_CAL_GAIN to Rsense(mΩ)×20.



Figure 7-8. Current Monitoring Circuit Example Using the INA196

7.4.3.3 Remote Temperature Monitoring and Internal Temperature Sensor

The UCD9090A has support for internal and remote temperature sensing. The internal temperature sensor requires no calibration and can report the device temperature via the PMBus interface. The remote temperature sensor can report the remote temperature by using a configurable gain and offset for the type of sensor that is used in the application such as a linear temperature sensor (LTS) connected to the analog inputs.

External circuitry must be used in order to convert the temperature to a voltage within the range of the UCD9090A MONx input being used.

If an input is configured as a temperature, the measurements are smoothed by a sliding average digital filter. The temperature for 1 rail is measured every 100ms. If the device is programmed to support 10 rails (independent of temperature not being monitored at all rails), then each rail's temperature will get measured every 1s. The temperature calculation is done with a sliding average using the last 16 measurements. The filter reduces the probability of false fault detections, and introduces a small delay to the temperature reading. The internal device temperature is measured using a silicon diode sensor with an accuracy of ±5°C and is also monitored using the ADC. Temperature monitoring begins immediately after reset and initialization.

The device supports multiple PMBus commands related to temperature, including READ_TEMPERATURE_1, which reads the internal temperature; READ_TEMPERATURE_2, which reads external temperatures; and OT_FAULT_LIMIT and OT_WARN_LIMIT, which set the overtemperature fault and warning limit. The *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* contains a detailed description of how temperature-fault responses are implemented using PMBus commands.

TEMPERATURE_CAL_GAIN is a PMBus command that allows the scale factor of an external temperature sensor and any amplifiers or attenuators between the temperature sensor and the MON pin to be entered by the user in °C/V. TEMPERATURE_CAL_OFFSET is the temperature that results in 0 V at the MON pin. The combination of these PMBus commands allows temperature to be reported in degrees Celsius.



Figure 7-9. Remote Temperature Monitoring Circuit Example Using the TMP20

7.4.3.4 Temperature by Host Input

If the host system has the option of not using the temperature-sensing capability of the UCD9090A, it can still provide the desired temperature to the UCD9090A through PMBus. The host may have temperature measurements available through I2C or SPI interfaced temperature sensors. The UCD9090A would use the temperature given by the host in place of an external temperature measurement for a given rail. The temperature provided by the host would still be used for detecting overtemperature warnings or faults, logging peak temperatures, input to Boolean logic-builder functions, and feedback for the fan-control algorithms. To write a temperature associated with a rail, the PMBus command used is the READ_TEMPERATURE_2 command. If the host writes that command, the value written will be used as the temperature until another value is written. This is true whether a monitor pin was assigned to the temperature or not. When there is a monitor pin associated with the temperature, once READ_TEMPERATURE_2 is written, the monitor pin is not used again until the part is reset. When there is not a monitor pin associated with the temperature, the internal temperature sensor is used for the temperature until the READ_TEMPERATURE_2 command is written.



Figure 7-10. Temperature Provided by Host

7.4.4 Fault Responses and Alert Processing

The UCD9090A monitors whether the rail stays within a window of normal operation.. There are two programmable warning levels (under and over) and two programmable fault levels (under and over). When any monitored voltage goes outside of the warning or fault window, the PMBALERT# pin is asserted immediately, and the appropriate bits are set in the PMBus status registers (see Figure 7-4). Detailed descriptions of the status registers are provided in the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* and the *PMBus Specification.*

A programmable glitch filter can be enabled or disabled for each MON input. A glitch filter for an input defined as a voltage can be set between 0 and 102 ms with 400-µs resolution. The glitch filter only applies to fault responses; a fault condition that is filtered by the glitch filter will still be recorded in the fault log.

Fault-response decisions are based on results from the 12-bit ADC. The device cycles through the ADC results and compares them against the programmed limits. The time to respond to an individual event is determined by when the event occurs within the ADC conversion cycle and the selected fault response.



Figure 7-11. Sequencing and Fault-Response Timing



Figure 7-12. Maximum Turn-On Fault

The configurable fault limits are:

TON_MAX_FAULT – Flagged if a rail that is enabled does not reach the POWER_GOOD_ON limit within the configured time

VOUT_UV_WARN – Flagged if a voltage rail drops below the specified UV warning limit after reaching the POWER_GOOD_ON setting

VOUT_UV_FAULT – Flagged if a rail drops below the specified UV fault limit after reaching the POWER_GOOD_ON setting

VOUT_OV_WARN – Flagged if a rail exceeds the specified OV warning limit at any time during startup or operation

VOUT_OV_FAULT – Flagged if a rail exceeds the specified OV fault limit at any time during startup or operation

MAX_TOFF_WARN – Flagged if a rail that is commanded to shut down does not reach 12.5% of the nominal rail voltage within the configured time

Faults are more serious than warnings. The PMBALERT# pin is always asserted immediately if a warning or fault occurs. If a warning occurs, the following takes place:

Warning Actions

- Immediately assert the PMBALERT# pin
- Status bit is flagged
- Assert a GPIO pin (optional)
- Warnings are not logged to flash

A number of fault response options can be chosen from:

Fault Responses

- *Continue Without Interruption:* Flag the fault and take no action
- *Shut Down Immediately:* Shut down the faulted rail immediately
- *Shut Down using TOFF_DELAY:* If a fault occurs on a rail, schedule the shutdown of this rail and all fault-shutdown slaves. All selected rails, including the faulty rail, are sequenced off according to their sequence-off dependencies and T_OFF_DELAY times.

Restart

- *Do Not Restart:* Do not attempt to restart a faulted rail after it has been shut down.
- *Restart Up To N Times:* Attempt to restart a faulted rail up to 14 times after it has been shut down. The time between restarts is measured between when the rail enable pin is deasserted (after any glitch filtering and turn-off delay times, if configured to observe them) and then reasserted. It can be set between 0 and 1275 ms in 5-ms increments.
- *Restart Continuously:* Same as *Restart Up To N Times* except that the device continues to restart until the fault goes away, it is commanded off by the specified combination of PMBus OPERATION command and PMBus_CNTRL pin status, the device is reset, or power is removed from the device.
- *Shut Down Rails and Sequence On (Re-sequence):* Shut down selected rails immediately or after continue-operation time is reached and then sequence-on those rails using sequence-on dependencies and T_ON_DELAY times.

One GPI pin can also trigger faults if the GPI Fault Enable checkbox in Figure 7-17 is checked and proper responses are set in Figure 7-18. Refer to *Section 7.4.9* for more details.

7.4.5 Shut Down All Rails and Sequence On (Resequence)

In response to a fault, or a RESEQUENCE command, the UCD9090A can be configured to turn off a set of rails and then sequence them back on. To sequence all rails in the system, then all rails must be selected as fault-shutdown slaves of the faulted rail. The rails designated as fault-shutdown slaves will do soft shutdowns regardless of whether the faulted rail is set to stop immediately or stop with delay. Shut-down-all-rails and sequence-on are not performed until retries are exhausted for a given fault.

While waiting for the rails to turn off, an error is reported if any of the rails reaches its TOFF_MAX_WARN_LIMIT. There is a configurable option to continue with the resequencing operation if this occurs. After the faulted rail and fault-shutdown slaves sequence-off, the UCD9090A waits for a programmable delay time between 0 and 1275 ms in increments of 5 ms and then sequences-on the faulted rail and fault-shutdown slaves according to the start-up sequence configuration. This is repeated until the faulted rail and fault-shutdown slaves successfully achieve regulation or for a user-selected 1, 2, 3, 4 or unlimited times. If the resequence operation is successful, the resequence counter is reset if all of the rails that were resequenced maintain normal operation for one second.

Once shut-down-all-rails and sequence-on begin, any faults on the fault-shutdown slave rails are ignored. If there are two or more simultaneous faults with different fault-shutdown slaves, the more conservative action is taken. For example, if a set of rails is already on its second resequence and the device is configured to resequence three times, and another set of rails enters the resequence state, that second set of rails is only resequenced once. Another example – if one set of rails is waiting for all of its rails to shut down so that it can resequence, and another set of rails enters the resequence state, the device now waits for all rails from both sets to shut down before resequencing.

If any rails at resequence state are caused by a GPI fault response, the whole resequence is suspended until the GPI fault is clear.

7.4.6 GPIOs

The UCD9090A has 21 GPIO pins that can function as either inputs or outputs. Each GPIO has configurable output mode options including open-drain or push-pull outputs that can be actively driven to 3.3 V or ground. There are an additional two pins that can be used as either inputs or PWM outputs but not as GPOs. Table 7-4 lists possible uses for the GPIO pins and the maximum number of each type for each use. GPIO pins can be dependents in sequencing and alarm processing. They can also be used for system-level functions such as external interrupts, power-goods, resets, or for the cascading of multiple devices. GPOs can be sequenced up or down by configuring a rail without a MON pin but with a GPIO set as an enable.

Table 7-4. GPIO Pin Configuration Options

PIN NAME	PIN	RAIL EN (10 MAX)	GPI (8 MAX)	GPO (10 MAX)	PWM OUT (10 MAX)	MARGIN PWM (10 MAX)
FPWM1/GPIO5	10	X	X	X	X	X
FPWM2/GPIO6	11	X	X	X	X	X
FPWM3/GPIO7	12	X	X	X	X	X
FPWM4/GPIO8	13	X	X	X	X	X
FPWM5/GPIO9	14	X	X	X	X	X
FPWM6/GPIO10	15	X	X	X	X	X
FPWM7/GPIO11	16	X	X	X	X	X
FPWM8/GPIO12	17	X	X	X	X	X
GPI1/PWM1	22		X		X	X
GPI2/PWM2	23		X		X	X
GPIO1	4	X	X	X		
GPIO2	5	X	X	X		
GPIO3	6	X	X	X		
GPIO4	7	X	X	X		
GPIO13	18	X	X	X		
GPIO14	21	X	X	X		
GPIO15	24	X	X	X		
GPIO16	25	X	X	X		
GPIO17	26	X	X	X		
TCK/GPIO18	27	X	X	X		
TDO/GPIO19	28	X	X	X		
TDI/GPIO20	29	X	X	X		
TMS/GPIO21	30	X	X	X		

7.4.7 GPO Control

The GPIOs when configured as outputs can be controlled by PMBus commands or through logic defined in internal Boolean function blocks. Controlling GPOs by PMBus commands (GPIO_SELECT and GPIO_CONFIG) can be used to have control over LEDs, enable switches, etc. with the use of an I2C interface. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for details on controlling a GPO using PMBus commands.

7.4.8 GPO Dependencies

GPIOs can be configured as outputs that are based on Boolean combinations of up to two ANDs all ORed together (Figure 7-13). Inputs to the logic blocks can include the first 8 defined GPOs, GPIs and rail-status flags. One rail status type is selectable as an input for each AND gate in a Boolean block. For a selected rail status, the status flags of all active rails can be included as inputs to the AND gate. *_LATCH* rail-status types stay asserted until cleared by a MFR PMBus command or by a specially configured GPI pin. The different rail-status types are shown in Table 7-5. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for complete definitions of rail-status types. The GPO response can be configured to have a delayed assertion or deassertion. The first 8 GPOs can be chosen as Rail Sequence on/off Dependency. The logic state of the GPO instead of actual pin output is used as dependency condition.



Figure 7-13. Boolean Logic Combinations



Figure 7-14. Fusion Boolean Logic Builder

Table 7-5. Rail-Status Types For Boolean Logic

Rail-Status Types		
POWER_GOOD	IOUT_UC_FAULT	TOFF_MAX_WARN_LATCH
MARGIN_EN	TEMP_OT_FAULT	SEQ_ON_TIMEOUT_LATCH
MRG_LOW_nHIGH	TEMP_OT_WARN	SEQ_OFF_TIMEOUT_LATCH
VOUT_OV_FAULT	SEQ_ON_TIMEOUT	SYSTEM_WATCHDOG_TIMEOUT_LATCH
VOUT_OV_WARN	SEQ_OFF_TIMEOUT	IOUT_OC_FAULT_LATCH
VOUT_UV_WARN	SYSTEM_WATCHDOG_TIMEOUT	IOUT_OC_WARN_LATCH
VOUT_UV_FAULT	VOUT_OV_FAULT_LATCH	IOUT_UC_FAULT_LATCH
TON_MAX_FAULT	VOUT_OV_WARN_LATCH	TEMP_OT_FAULT_LATCH
TOFF_MAX_WARN	VOUT_UV_WARN_LATCH	TEMP_OT_WARN_LATCH
IOUT_OC_FAULT	VOUT_UV_FAULT_LATCH	
IOUT_OC_WARN	TON_MAX_FAULT_LATCH	

When GPO is set to POWER_GOOD, this POWER_GOOD state is based on the actual voltage measurement on the monitor pins assigned to those rails. For a rail that does not have a monitor pin, or have a monitor pin but without voltage monitoring, its POWER_GOOD state is used by sequencing purpose only, and is not be used by the GPO logic evaluation.

7.4.8.1 GPO Delays

The GPOs can be configured so that they manifest a change in logic with a delay on assertion, deassertion, both or none. GPO behavior using delays will have different effects depending if the logic change occurs at a faster rate than the delay. On a normal delay configuration, if the logic for a GPO changes to a state and reverts back to previous state within the time of a delay then the GPO will not manifest the change of state on the pin. In Figure 7-15 the GPO is set so that it follows the GPI with a 3ms delay at assertion and also at de-assertion. When the GPI first changes to high logic state, the state is maintained for a time longer than the delay allowing the GPO to follow with appropriate logic state. The same goes for when the GPI returns to its previous low logic state. The second time that the GPI changes to a high logic state it returns to low logic state before the delay time expires. In this case the GPO does not change state. A delay configured in this manner serves as a glitch filter for the GPO.



Figure 7-15. GPO Behavior When Not Ignoring Inputs During Delay

The *Ignore Input During Delay* bit allows to output a change in GPO even if it occurs for a time shorter than the delay. This configuration setting has the GPO ignore any activity from the triggering event until the delay expires. Figure 7-16 represents the two cases for when ignoring the inputs during a delay. In the case in which the logic changes occur with more time than the delay, the GPO signal looks the same as if the input was not ignored. Then on a GPI pulse shorter than the delay the GPO still changes state. Any pulse that occurs on the GPO when having the *Ignore Input During Delay* bit set will have a width of at least the time delay.



Figure 7-16. GPO Behavior When Ignoring Inputs During Delay

7.4.8.2 State Machine Mode Enable

When this bit within the GPO_CONFIG command is set, only one of the AND path will be used at a given time. When the GPO logic result is currently TRUE, AND path 0 will be used until the result becomes FALSE. When the GPO logic result is currently FALSE, AND path 1 will be used until the result becomes TRUE. This provides a very simple state machine and allows for more complex logical combinations.

7.4.9 GPI Special Functions

Special input functions for which GPIs can be used. There can be no more than one pin assigned to each of these functions.

- **GPI Fault Enable** - When set, the de-assertion of the GPI is treated as a fault.
- **Latched Statuses Clear Source** - When a GPO uses a latched status type (_LATCH), a correctly configured GPI clears the latched status.
- **Input Source for Margin Enable** - When this pin is asserted, all rails with margining enabled will be put in a margined state (low or high).
- **Input Source for Margin Low/Not-High** - When this pin is asserted all margined rails will be set to Margin Low as long as the Margin Enable is asserted. When this pin is de-asserted the rails will be set to Margin High.
- **Fault Shutdown Rails** - See *Section 7.4.9.1*.
- **Configured as Sequencing Debug Pin** - See *Section 7.4.9.2*.
- **Configured as Fault Pin** - See *Section 7.4.9.2*.
- **Enable Cold Boot Mode** - See *Section 7.4.9.4*.

The polarity of GPI pins can be configured to be either Active Low or Active High. The first 3 GPIs that are defined regardless of their main purpose will be used for the PIN_SELECTED_RAIL_STATES command.



Figure 7-17. GPI Configurations

7.4.9.1 Fault Shutdown Rails

GPI Fault Enable must be set to enable this feature. When set, the de-assert of the assigned GPI trigger a number of fault response options (see Figure 7-18). Retry action is not supported.



Figure 7-18. GPI Fault Response

7.4.9.2 Configured as Sequencing Debug Pin

When the pin is asserted, device does not alert PMBUS_Alert pin, not response for faults, log faults defined in the Table 7-6. The rail sequence on/off dependency conditions are ignored, as soon as the sequence on/off timeout is expired, the rails will be sequenced on or off accordingly regardless of the timeout action, if the sequence on/off timeout value is set to 0, the rails is sequenced on or off immediately. The fault pins do not pull the fault bus low. The LGPOs affected by these events should be back to it original states.

Table 7-6. List of Events Affected by Debug Mode

Events	Description
VOUT_OV_FAULT	Voltage Rail is over OV fault threshold
VOUT_OV_WARNING	Voltage Rail is over OV warning threshold
VOUT_UV_FAULT	Voltage Rail is under UV fault threshold
VOUT_UV_WARNING	Voltage Rail is under UV warning threshold
TON_MAX	Voltage Rail fails to reach power good threshold in predefined period.
TOFF_MAX Warning	Voltage rail fails to reach power not good threshold in predefined period
IOUT_OC_FAULT	Current Rail is over OC fault threshold
IOUT_OC_WARNING	Current Rail is under OC warning threshold
IOUT_UC	Current Rail is under UC fault threshold
OT_FAULT	Temperature Rail has over OT fault threshold
OT_WARNING	Temperature Rail has over OT warning threshold
All GPI de-asserted	No logging and fault response, but the function of the GPI is not ignored.
SYSTEM_WATCHDOG_TIMEOUT	System watch timeout
RESEQUENCE_ERROR	Rail fails to resequence
SEQ_ON_TIMEOUT	Rail fails to meeting sequence on dependency in predefined period
SEQ_OFF_TIMEOUT	Rail fails to meeting sequence on dependency in predefined period
SLAVE_FAULT	Rail is shut down due to that its master has fault

7.4.9.3 Configured as Fault Pin

GPI Fault Enable must be set to enable this feature. When set, if there is no fault on a Fault Bus, the Fault Pin is digital input pin and listen to the Fault Bus. When one or multiple UCD90160A devices detect a rail fault (see Table 7-7), the corresponding Fault Pin is turned into active driven low state, pulling down the Fault Bus and informing all other UCD90160A devices of the corresponding fault. This way, a coordinated action can be taken across multiple devices. After the fault is cleared, the state of the Fault Pin is turned back to an input pin.

Table 7-7. Events Affecting Fault Pin

Events	Description
RESEQUENCE_ERROR	Rail fails to resequence
SEQ_ON_TIMEOUT	Rail fails to meeting sequence on dependency in predefined period
SEQ_OFF_TIMEOUT	Rail fails to meeting sequence on dependency in predefined period
OT_FAULT	Temperature Rail has over temperature
IOUT_UC_FAULT	Current Rail is below UC threshold
IOUT_OC_FAULT	Current Rail is over OC threshold
VOUT_UV_FAULT	Voltage Rail is under UV threshold
VOUT_OV_FAULT	Voltage Rail is over OV threshold
TON_MAX_FAULT	Voltage rail fails to reach power good threshold in predefined period.

7.4.9.4 Cold Boot Mode Enable

Cold boot mode is used to heat-up a system by turning on cold boot rails for certain amounts of time when it is under an extreme code temperature. UCD device is communicated with the system via particular GPI (thermal state GPI) which is output from a thermal device. Cold boot mode is only entering once per UCD reset. There is no system watch dog Reset during the cold boot mode.

Device reads the thermal state GPI to determine whether it should start cold boot or not when it is out of reset. When the input of thermal state GPI is DE-ASSERTED, device enters cold boot mode and log the GPI fault if the GPI fault log enable bit is set, otherwise device enters normal mode. The following changes on the thermal state GPI do not introduce any logging. Only one GPI can be assigned for this function and one it is assigned, it cannot be used for any other GPI functions.

The rails used in the cold boot mode are configurable. For those rails with Sequence On Dependency on the thermal state GPI, they (non-cold boot rails) are not powered-up during the cold boot since the dependency is not met. But non-cold boot rails will be power-on under normal mode since thermal state GPI is treated as ASSERTED when cold boot mode is over. For those rails without sequence on dependency on the thermal state GPI, they (cold boot rails) are power-on under both cold boot and normal mode. It is application's responsibility to set the proper ON_OFF_CONFIG for those cold boot rails. Cold boot rails are not power-on if their ON_OFF_CONFIG settings are not met under cold boot mode. Cold boot mode timeout is used to tell how long the device shall stay at the cold boot before it stops monitoring the thermal state GPI and shutdown all cold boot rails with EN control. Normal Boot Start Delay is used to tell how long device should wait to ramp up the powers after all cold boot rails with EN are below POWER_GOOD_OFF.

```
- If system temperature is < threshold degree C (Thermal State GPI)
        o   Yes(DE_ASSERTED):
            § Log GPI fault
            § Start Cold Boot Timeout
            § No System Watchdog output
            § Ramp up the power supplies based on ON_OFF_CONFIG
            § Wait for thermal state GPI ASSERTED OR "Cold Boot Mode Timeout expired"
            § Disable the thermostat input listening mode
            § Force to shutdown down all cold boot rails with EN control immediately
            § Wait all cold boot rails with EN control below POWER_GOOD_OFF
            § Start and Wait "Normal boot Start Delay expired"
- Disable the thermostat input listening mode
- Treated Thermal State GPI as ASSERTED
- Ramp up power supplies based on ON_OFF_CONFIG
```

7.4.10 Power Supply Enables

Each GPIO can be configured as a rail-enable pin with either active-low or active-high polarity. Output mode options include open-drain or push-pull outputs that can be actively driven to 3.3 V or ground. During reset, the GPIO pins are high-impedance except for FPWM/GPIO pins 17–24, which are driven low. External pulldown or pullup resistors can be tied to the enable pins to hold the power supplies off during reset. The UCD9090A can support a maximum of 10 enable pins.

Note

GPIO pins that have FPWM capability (pins 10-17) should only be used as power supply enable signals if the signal is active high.

7.4.11 Cascading Multiple Devices

A GPIO pin can be used to coordinate multiple controllers by using it as a power good-output from one device and connecting it to the PMBus_CNTRL input pin of another. This imposes a master/slave relationship among multiple devices. During startup, the slave controllers initiate their start sequences after the master has completed its start sequence and all rails have reached regulation voltages. During shutdown, as soon as the master starts to sequence-off, it sends the shut-down signal to its slaves.

A shutdown on one or more of the master rails can initiate shutdowns of the slave devices. The master shutdowns can be initiated intentionally or by a fault condition. This method works to coordinate multiple controllers, but it does not enforce interdependency between rails within a single controller.

Another method to cascade multiple devices is to connect the power-good output of the first device to a MON pin of the second device; connect the power-good output of the second device to a MON pin of the third device, and so on. Optionally, connect the power-good output of the last device to a MON pin of the first device. The rails controlled by a device have dependency on the previous device's power-good output. This way, the rails controlled by multiple devices can be sequenced. Also, the de-assertion of a power-good output can trigger a UV fault of the next device. The UV fault response can be configured to shut down other rails controlled by the same device. This way, when one rail has fault shutdown, other rails controlled by other devices can be shut down accordingly.

The PMBus specification implies that the power-good signal is active when ALL the rails in a controller are regulating at their programmed voltage. The UCD9090A allows GPIOs to be configured to respond to a desired subset of power-good signals.

Multiple UCD9090A devices can also work together and coordinate when faults happen with a fault pin connection. One GPI pin can be configured as a Fault pin. The Fault pin is connected to a Fault Bus. Each Fault Bus is pulled up to 3.3 V by a 10-kΩ resistor. All the UCD9090A devices on the same Fault Bus are informed of the same fault condition. An example of Fault Pin connections is shown in Figure 7-19.



Figure 7-19. Fault Pin Connection

7.4.12 PWM Outputs

7.4.12.1 FPWM1-8

Pins 10-17 can be configured as fast pulse-width modulators (FPWMs). The frequency range is 15.260 kHz to 125 MHz. FPWMs can be configured as closed-loop margining outputs, fan controllers or general-purpose PWMs.

Any FPWM pin not used as a PWM output can be configured as a GPIO. One FPWM in a pair can be used as a PWM output and the other pin can be used as a GPO. The FPWM pins are actively driven low from reset when used as GPOs.

The frequency settings for the FPWMs apply to pairs of pins:

- FPWM1 and FPWM2 – same frequency
- FPWM3 and FPWM4 – same frequency
- FPWM5 and FPWM6 – same frequency
- FPWM7 and FPWM8 – same frequency

If an FPWM pin from a pair is not used while its companion is set up to function as a PWM, it is recommended to configure the unused FPWM pin as an active-low open-drain GPO so that it does not disturb the rest of the system. By setting an FPWM, it automatically enables the other FPWM within the pair if it was not configured for any other functionality.

The frequency for the FPWM is derived by dividing down a 250MHz clock. To determine the actual frequency to which an FPWM can be set, must divide 250MHz by any integer between 2 and (2^{14}-1).

The FPWM duty cycle resolution is dependent on the frequency set for a given FPWM. Once the frequency is known the duty cycle resolution can be calculated as Equation 1.

$$\text{Change per Step } (\%)_{FPWM} = \text{frequency} / (250 \times 10^6 \times 16) \times 100 \quad (1)$$

Take for an example determining the actual frequency and the duty cycle resolution for a 75MHz target frequency.

1. Divide 250 MHz by 75 MHz to obtain 3.33.
2. Round off 3.33 to obtain an integer of 3.
3. Divide 250 MHz by 3 to obtain actual closest frequency of 83.333 MHz.
4. Use Equation 1 to determine duty cycle resolution to obtain 2.0833% duty cycle resolution.

7.4.12.2 PWM1-2

Pins 22 and 23 can be used as GPIs or PWM outputs. These PWM outputs have an output frequency of 0.93 Hz to 7.8125 MHz.

The frequency for PWM1 and PWM2 is derived by dividing down a 15.625-MHz clock. To determine the actual frequency to which these PWMs can be set, must divide 15.625 MHz by any integer between 2 and (2^{24}-1). The duty cycle resolution will be dependent on the set frequency for PWM1 and PWM2.

The PWM1 or PWM2 duty cycle resolution is dependent on the frequency set for the given PWM. Once the frequency is known the duty cycle resolution can be calculated as Equation 2

$$\text{Change per Step } (\%)_{PWM1/2} = \text{frequency} / 15.625 \times 10^6 \times 100 \quad (2)$$

To determine the closest frequency to 1MHz that PWM1 can be set to calculate as the following:

1. Divide 15.625 MHz by 1 MHz to obtain 15.625.
2. Round off 15.625 to obtain an integer of 16.
3. Divide 15.625 MHz by 16 to obtain actual closest frequency of 976.563 kHz.
4. Use Equation 2 to determine duty cycle resolution to obtain 6.25% duty cycle resolution.

All frequencies below 238 Hz will have a duty cycle resolution of 0.0015%.

7.4.13 Programmable Multiphase PWMs

The FPWMs can be aligned with reference to their phase. The phase for each FPWM is configurable from 0° to 360°. This provides flexibility in PWM-based applications such as power supply controller, digital clock generation, and others. See an example of four FPWMs programmed to have phases at 0°, 90°, 180° and 270° (Figure 7-20).



Figure 7-20. Multiphase PWMs

7.4.14 Margining

Margining is used in product validation testing to verify that the complete system works properly over all conditions, including minimum and maximum power supply voltages, load range, ambient temperature range, and other relevant parameter variations. Margining can be controlled over PMBus using the OPERATION command or by configuring two GPIO pins as margin-EN and margin-UP/DOWN inputs. The MARGIN_CONFIG command in the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* describes different available margining options, including ignoring faults while margining and using closed-loop margining to trim the power supply output voltage one time at power up.

7.4.14.1 Open-Loop Margining

Open-loop margining is done by connecting a power supply feedback node to ground through one resistor and to the margined power supply output (V_{OUT}) through another resistor. The power supply regulation loop responds to the change in feedback node voltage by increasing or decreasing the power supply output voltage to return the feedback voltage to the original value. The voltage change is determined by the fixed resistor values and the voltage at V_{OUT} and ground. Two GPIO pins must be configured as open-drain outputs for connecting resistors from the feedback node of each power supply to V_{OUT} or ground.



Open Loop Margining

Figure 7-21. Open-Loop Margining

7.4.14.2 Closed-Loop Margining

Closed-loop margining uses a PWM or FPWM output for each power supply that is being margined. An external RC network converts the FPWM pulse train into a DC margining voltage. The margining voltage is connected to the appropriate power supply feedback node through a resistor. The power supply output voltage is monitored, and the margining voltage is controlled by adjusting the PWM duty cycle until the power supply output voltage reaches the margin-low and margin-high voltages set by the user. The voltage setting resolutions will be the same that applies to the voltage measurement resolution (Table 7-3). The closed loop margining can operate in several modes (Table 7-8). Given that this closed-loop system has feed back through the ADC, the closed-loop margining accuracy will be dominated by the ADC measurement. The relationship between duty cycle and margined voltage is configurable so that voltage increases when duty cycle increases or decreases. For more details on configuring the UCD9090A for margining, see the *Voltage Margining Using the UCD9012x* application note (SLVA375).

Table 7-8. Closed Loop Margining Modes

MODE	DESCRIPTION
DISABLE	Margining is disabled.
ENABLE_TRI_STATE	When not margining, the PWM pin is set to high impedance state.
ENABLE_ACTIVE_TRIM	When not margining, the PWM duty-cycle is continuously adjusted to keep the voltage at VOUT_COMMAND.
ENABLE_FIXED_DUTY_CYCLE	When not margining, the PWM duty-cycle is set to a fixed duty-cycle.



Figure 7-22. Closed-Loop Margining

7.4.15 Run Time Clock

The Run-Time clock is given in milliseconds and days. Both are 32-bit numbers. This value is saved in nonvolatile memory whenever a STORE_DEFAULT_ALL command is issued. It can also be saved when a power-down condition is detected (See *Section 7.4.19*).

The Run-Time clock may also be written. This allows the clock to be periodically corrected by the host. It also allows the clock to be initialized to the actual, absolute time in years (e.g., March 23, 2010). The user must translate the absolute time to days and milliseconds.

The three usage scenarios for the Run-Time Clock are:

1. **Time from restart (reset or power-on)** – the Run-Time Clock starts from 0 each time a restart occurs
2. **Absolute run-time, or operating time** – the Run-Time Clock is preserved across restarts, so you can keep up with the total time that the device has been in operation (Note: “Boot time” is not part of this. Only normal operation time is captured here.)
3. **Local time** – an external processor sets the Run-Time Clock to real-world time each time the device is restarted.

The Run-Time clock value is used to timestamp any faults that are logged.

7.4.16 System Reset Signal

The UCD9090A can generate a programmable system-reset pulse as part of sequence-on. The pulse is created by programming a GPIO to remain deasserted until the voltage of a particular rail or combination of rails reach their respective POWER_GOOD_ON levels plus a programmable delay time. The system-reset delay duration can be programmed as shown in Table 7-9. See an example of two SYSTEM RESET signals Figure 7-23. The first SYSTEM RESET signal is configured so that it de-asserts on Power Good On and it asserts on Power Good Off after a given common delay time. The second SYSTEM RESET signal is configured so that it sends a pulse after a delay time once Power Good On is achieved. The pulse width can be configured between 0.001s to 32.256s. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for pulse width configuration details.



Figure 7-23. System Reset With and Without Pulse Setting

The system reset can react to watchdog timing. In Figure 7-24 The first delay on SYSTEM RESET is for the initial reset release that would get a CPU running once all necessary voltage rails are in regulation. The watchdog is configured with a Start Time and a Reset Time. If these times expire without the WDI clearing them then it is expected that the CPU providing the watchdog signal is not operating. The SYSTEM RESET is toggled either using a Delay or GPI Tracking Release Delay to see if the CPU recovers.



Figure 7-24. System Reset With Watchdog

Table 7-9. System-Reset Delay

DELAY
0 ms
1 ms
2 ms
4 ms
8 ms
16 ms
32 ms
64 ms
128 ms
256 ms
512 ms
1.02 s
2.05 s
4.10 s
8.19 s
16.38 s

Table 7-9. System-Reset Delay (continued)

DELAY
32.8 s

7.4.17 Watch Dog Timer

A GPI and GPO can be configured as a watchdog timer (WDT). The WDT can be independent of power supply sequencing or tied to a GPIO functioning as a watchdog output (WDO) that is configured to provide a system-reset signal. The WDT can be reset by toggling a watchdog input (WDI) pin or by writing to SYSTEM_WATCHDOG_RESET over I^2C. The WDI and WDO pins are optional when using the watchdog timer. The WDI can be replaced by SYSTEM_WATCHDOG_RESET command and the WDO can be manifested through the Boolean Logic defined GPOs or through the System Reset function.

The WDT can be active immediately at power up or set to wait while the system initializes. Table 7-10 lists the programmable wait times before the initial timeout sequence begins.

Table 7-10. WDT Initial Wait Time

WDT INITIAL WAIT TIME
0 ms
100 ms
200 ms
400 ms
800 ms
1.6 s
3.2 s
6.4 s
12.8 s
25.6 s
51.2 s
102 s
205 s
410 s
819 s
1638 s

The watchdog timeout is programmable from 0.001s to 32.256s. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for details on configuring the watchdog timeout. If the WDT times out, the UCD9090A can assert a GPIO pin configured as WDO that is separate from a GPIO defined as system-reset pin, or it can generate a system-reset pulse. After a timeout, the WDT is restarted by toggling the WDI pin or by writing to SYSTEM_WATCHDOG_RESET over I^2C.



Figure 7-25. Timing of GPIOs Configured for Watchdog Timer Operation

7.4.18 Data and Error Logging to Flash Memory

The UCD9090A can log faults and the number of device resets to flash memory. Peak voltage measurements are also stored for each rail. To reduce stress on the flash memory, a 30-second timer is started if a measured

value exceeds the previously logged value. Only the highest value from the 30-second interval is written from RAM to flash. Data and Error logging to flash memory can be disabled by user so that the data and error are only stored in the SRAM.

Multiple faults can be stored in flash memory and can be accessed over PMBus to help debug power supply bugs or failures. Each logged fault includes:

- Rail number
- Fault type
- Fault time since previous device reset
- Last measured rail voltage

The total number of device resets is also stored to flash memory. The value can be reset using PMBus.

With the brownout function enabled, the run-time clock value, peak monitor values, and faults are only logged to flash when a power-down is detected. The device run-time clock value is stored across resets or power cycles unless the brownout function is disabled, in which case the run-time clock is returned to zero after each reset.

It is also possible to update and calibrate the UCD9090A internal run-time clock via a PMBus host. For example, a host processor with a real-time clock could periodically update the UCD9090A run-time clock to a value that corresponds to the actual date and time. The host must translate the UCD9090A timer value back into the appropriate units, based on the usage scenario chosen. See the REAL_TIME_CLOCK command in the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for more details.

7.4.19 Brownout Function

The UCD9090A can be enabled to turn off all nonvolatile logging until a brownout event is detected. A brownout event occurs if V_{CC} drops below 2.9 V. In order to enable this feature, the user must provide enough local capacitance to deliver up to 80 mA (consider additional load based on GPOs sourcing external circuits such as LEDs) on for 5 ms while maintaining a minimum of 2.6 V at the device. If using the brownout circuit (Figure 7-26), then a schottky diode should be placed so that it blocks the other circuits that are also powered from the 3.3 V supply.

With this feature enabled, the UCD9090A saves faults, peaks, and other log data to SRAM during normal operation of the device. Once a brownout event is detected, all data is copied from SRAM to Flash if the log is not disabled. Use of this feature allows the UCD9090A to keep track of a single run-time clock that spans device resets or system power down (rather than resetting the run time clock after device reset). It can also improve the UCD9090A internal response time to events, because Flash writes are disabled during normal system operation. This is an optional feature and can be enabled using the MISC_CONFIG command. For more details, see the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference*.



Figure 7-26. Brownout Circuit

7.4.20 PMBus Address Selection

Two pins are allocated to decode the PMBus address. At power up, the device applies a bias current to each address-detect pin, and the voltage on that pin is captured by the internal 12-bit ADC. The PMBus address is calculated as follows.

$$\text{PMBus Address} = 12 \times \text{bin}(V_{AD01}) + \text{bin}(V_{AD00}) \quad (3)$$

where

- $\text{bin}(V_{AD0x})$ is the address bin for one of eight addresses as shown in Table 7-11

The address bins are defined by the MIN and MAX VOLTAGE RANGE (V). Each bin is a constant ratio of 1.25 from the previous bin. This method maintains the width of each bin relative to the tolerance of standard 1% resistors.

Table 7-11. PMBus Address Bins

ADDRESS BIN	RPMBus PMBus RESISTANCE (kΩ)
open	—
11	200
10	154
9	118
8	90.9
7	69.8
6	53.6
5	41.2
4	31.6
short	—

A low impedance (short) on either address pin that produces a voltage below the minimum voltage causes the PMBus address to default to address 126 (0x7E). A high impedance (open) on either address pin that produces a voltage above the maximum voltage also causes the PMBus address to default to address 126 (0x7E).

Address 0 is not used because it is the PMBus general-call address. Addresses 11 and 127 can not be used by this device or any other device that shares the PMBus with it, because those are reserved for manufacturing programming and test. It is recommended that address 126 not be used for any devices on the PMBus, because this is the address that the UCD9090A defaults to if the address lines are shorted to ground or left open. Table 7-12 summarizes which PMBus addresses can be used. Other SMBus/PMBus addresses have been assigned for specific devices. For a system with other types of devices connected to the same PMBus, see the SMBus device address assignments table in Appendix C of the latest version of the System Management Bus (SMBus) specification. The SMBus specification can be downloaded at http://smbus.org/specs/smbus20.pdf.

Table 7-12. PMBus Address Assignment Rules

ADDRESS	STATUS	REASON
0	Prohibited	SMBus generaladdress call
11	Avoid	Causes conflicts with other devices during program flash updates.
12	Prohibited	PMBus alert response protocol
126	For JTAG Use	Default value; may cause conflicts with other devices.
127	Prohibited	Used by TI manufacturing for device tests.



Figure 7-27. PMBus Address-Detection Method

Note

Address 126 (0x7E) is not recommended to be selected as a permanent PMBus address for any given application design. Leaving the address in default state as 126 (0x7E) will enable the JTAG and not allow using the JTAG compatible pins (27-30) as GPIOs. The UCD9090A runs at 10% slower frequency while the JTAG is enabled to ensure best JTAG operation.

7.4.21 Device Reset

The UCD9090A has an integrated power-on reset (POR) circuit which monitors the supply voltage. At power up, the POR detects the V_{33D} rise. When V_{33D} is less than V_{RESET}, the device comes out of reset.

The device can be forced into the reset state by an external circuit connected to the $\overline{\text{RESET}}$ pin. A logic low voltage on this pin for longer than t_{RESET} holds the device in reset. it comes out of reset within 1 ms after $\overline{\text{RESET}}$ is released, and can return to a logic-high level. To avoid an erroneous trigger caused by noise, connect RESET to a 10-kΩ pullup resistor (from RESET to 3.3 V) and 1000-pF capacitor (from RESET to AVSS).

Any time the device comes out of reset, it begins an initialization routine that lasts about 20 ms. During the Initialization routine, the FPWM pins are held low. and all other GPIO and GPI pins are open-circuit. At the end of initialization, the device begins normal operation as defined by the device configuration.

7.4.22 JTAG Interface

The JTAG port can be used for production programming. Four of the six JTAG pins can also be used as GPIOs during normal operation. See *Pin Functions* and Table 7-4 for a list of the JTAG signals and which can be used as GPIOs. The JTAG port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device. The UCD9090A runs at 10% slower frequency while the JTAG is enabled to ensure best JTAG operation.

The JTAG interface can provide an alternate interface for programming the device. It is disabled by default in order to enable the GPIO pins with which it is multiplexed. There are two conditions under which the JTAG interface is enabled:

1. On power-up if the data flash is blank, allowing JTAG to be used for writing the configuration parameters to a programmed device with no PMBus interaction
2. When address 126 (0x7E) is detected at power up. A short to ground or an open condition on either address pin will cause an address 126 (0x7E) to be generated which enables JTAG mode.

The UCD9090A system clock runs at 90% of nominal speed while in JTAG mode. For this reason it is important that the UCD9090A is not left in JTAG mode for normal application operation.

The Fusion GUI can create SVF files (See *Section 7.5*) based on a given data flash configuration which can be used to program the desired configuration by JTAG. For Boundary Scan Description Language (BSDL) file that supports the UCD9090A see the product folder in www.ti.com.

There are many JTAG programmers in the market and they all do not function the same. If you plan to use JTAG to configure the device, confirm that you can reliably configure the device with your JTAG tools before committing to a programming solution.

7.4.23 Internal Fault Management and Memory Error Correction (ECC)

The UCD9090A verifies the firmware checksum at each power up. If it does not match, then the device waits for I^2C commands but does not execute the firmware. A device configuration checksum verification is also performed at power up. If it does not match, the factory default configuration is loaded. The PMBALERT# pin is asserted and a flag is set in the status register. The error-log checksum validates the contents of the error log to make sure that section of flash is not corrupted.

There is an internal firmware watchdog timer. If it times out, the device resets so that if the firmware program is corrupted, the device goes back to a known state. This is a normal device reset, so all of the GPIO pins are open-drain and the FPWM pins are driven low while the device is in reset. Checks are also done on each parameter that is passed, to make sure it falls within the acceptable range.

Error-correcting code (ECC) is used to improve data integrity and provide high-reliability storage of Data Flash contents. ECC uses dedicated hardware to generate extra check bits for the user data as it is written into the Flash memory. This adds an additional six bits to each 32-bit memory word stored into the Flash array. These extra check bits, along with the hardware ECC algorithm, allow for any single-bit error to be detected and corrected when the Data Flash is read.

7.5 Programming

From the factory, the device contains the sequencing and monitoring firmware. It is also configured so that all GPOs are high-impedance (except for FPWM/GPIO pins 10-17, which are driven low), with no sequencing or fault-response operation. See *Configuration Programming of UCD Devices*, available from the *Documentation & Help Center* that can be selected from the *Fusion GUI* Help menu, for full UCD9090A configuration details.

After the user has designed a configuration file using *Fusion GUI*, there are three general device-configuration programming options:

1. Devices can be programmed in-circuit by a host microcontroller using PMBus commands over I^2C (see the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference*).
   Each parameter write replaces the data in the associated memory (RAM) location. After all the required configuration data has been sent to the device, it is transferred to the associated nonvolatile memory (data flash) by issuing a special command, STORE_DEFAULT_ALL. This method is how the *Fusion GUI* normally reads and writes a device configuration. This method may cause unexpected behaviors on GPIO pins which can disable rails that provide power to device. It is not recommended for production programming.
   This method may cause unexpected behaviors on GPIO pins which can disable rails that provide power to device. This method is not recommended for production programming.
2. The *Fusion GUI* (Figure 7-28) can create a PMBus or I^2C command script file that can be used by the I^2C master to configure the device. This method may cause unexpected behaviors on GPIO pins which can disable rails that provide power to device. It is not recommended for production programming.



Figure 7-28. Fusion GUI PMBus Configuration Script Export Tool

3. Another in-circuit programming option is for the *Fusion GUI* to create a data flash image from the configuration file (Figure 7-29). The configuration files can be exported in Intel Hex, data flash script, Serial Vector Format (SVF) and S-record. The image file can be downloaded into the device using I^2C or JTAG. The *Fusion GUI* tools can be used on-board if the *Fusion GUI* can gain ownership of the target board I^2C bus. It is recommended to use Intel Hex file or data flash script file for production programming because the GPIOs are under controlled states.



Figure 7-29. Fusion GUI Device Configuration Export Tool

For small runs, a ZIF socketed board with an I2C header can be used with the standard Fusion GUI or manufacturing GUI. The TI Evaluation Module for UCD9090A 10-Channel Sequencer and System Health Monitor (UCD90SEQ48EVM-560) can be used for this purpose. The *Fusion GUI* can also create a data flash file that can then be loaded into the UCD9090A using a dedicated device programmer.

To configure the device over I^2C or PMBus, the UCD9090A must be powered. The PMBus clock and data pins must be accessible and must be pulled high to the same V_{DD} supply that powers the device, with pullup resistors between 1 kΩ and 2 kΩ. Care should be taken to not introduce additional bus capacitance (<100 pF). The user configuration can be written to data flash using a gang programmer via JTAG or I^2C before the device is installed in circuit. To use I^2C, the clock and data lines must be multiplexed or the device addresses must be assigned by socket. The *Fusion GUI* tools can be used for socket addressing. Pre-programming can also be done using a single device test fixture.

Table 7-13. Configuration Options

	DATA FLASH VIA JTAG	DATA FLASH VIA I²C(Recommend)	PMBus COMMANDS VIA I²C
Off-Board Configuration	Data Flash Export (.svf type file)	Data Flash Export (.srec or hex, data flash script type file)	Project file I²C/PMBus script
	Dedicated programmer	Fusion tools (with exclusive bus access via USB to I²C adapter)	Fusion tools (with exclusive bus access via USB to I²C adapter)
On-Board Configuration	Data flash export	Fusion tools (with exclusive bus access via USB to I²C adapter)	Fusion tools (with exclusive bus access via USB to I²C adapter)
	IC		

The advantages of off-board configuration include:

- Does not require access to device I²C bus on board.
- Once soldered on board, full board power is available without further configuration.
- Can be partially reconfigured once the device is mounted.

7.5.1 Full Configuration Update While in Normal Mode

Although performing a full configuration of the UCD9090A in a controlled test setup is recommended, there may be times in which it is required to update the configuration while the device is in an operating system. Updating the full configuration based on methods listed in *Device Configuration and Programming* section while the device is in an operating system can be challenging because these methods do not permit the device to operate as required by application during the programming. During described methods the GPIOs may not be in the desired states which can disable rails that provide power to the device. To overcome this, the device has the capability to allow full configuration update while still operating in normal mode.

Updating the full configuration while in normal mode consists of disabling data flash write protection, erasing the data flash, writing the data flash image and reset the device. It is not required to reset the device immediately but make note that the UCD9090A continues to operate based on previous configuration with fault logging disabled until reset. See *Configuration Programming of UCD Devices*, available from the *Documentation & Help Center* that can be selected from the *Fusion GUI* Help menu, for details. The data flash script file generated from *Fusion Digital Power Designer* software has all the required PMBus commands. This is the recommended method for production programming.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The UCD9090A device can be used to sequence, monitor and margin up to 10 voltage rails. Typical applications include automatic test equipment, telecommunication and networking equipment, servers and storage systems, and so forth. Device configuration can be performed in Fusion GUI without coding effort.

8.2 Typical Application



Figure 8-1. Typical Application Schematic

Note

Figure 8-1 is a simplified application schematic. Voltage dividers such as the ones placed on VMON1 input have been omitted for simplifying the schematic. All VMONx pins which are configured to measure a voltage that exceeds the 2.5-V ADC reference are required to have a voltage divider.

8.2.1 Design Requirements

1. The $\overline{\text{TRST}}$ pin must have a 10-kΩ pulldown resistor to ground.
2. The $\overline{\text{RESET}}$ pin should have a 10-kΩ pullup resistor to V33D and a 1-nF decoupling capacitor to ground. The components should be placed as close to the $\overline{\text{RESET}}$ pin as possible.
3. Depending on application environment, the PMBus signal integrity may be compromised at times. This will cause the UCD9090A to receive incorrect PMBus commands. In a particular case, if (D9h) ROM_MODE command is erroneously received by a UCD9090A device, it will cause the device to enter ROM mode, in which mode the device will not function unless Fusion GUI is connected to the device. To avoid such accidents in a running system, it is suggested to enable Packet Error Checking (PEC) in the PMBus host. UCD9090A can automatically detect and work with PMBus hosts both with and without PEC enabled.
4. The fault log in UCD9090A is checksum protected. After new log entries are written into the fault log, the checksum will be updated accordingly. After each device reset, UCD9090A recalculates the fault log checksum and compare it with the existing checksum. If the two checksums are not the same, the device will deem the fault log as corrupted and will erase the fault log as a result.
   In the event that the V33D power is dropped before the device finish writing the fault log, the checksum will not be updated correctly, thus the fault log will be erased at the next power-up. The results is no new faults logged. Such an event usually happens when the main power of the board drops and no standby power can stay alive for V33D. If such a scenario can be anticipated in an application, it is strongly suggested to use the brown-out function and circuit as described in the previous section.
5. Do not use the $\overline{\text{RESET}}$ pin to power cycle the rails. Instead, use the PMBus_CNTRL pin as described in *Section 7.4.1*, or use Pin-Selected Rail States function described in *Section 7.4.2*.
6. When a pair of FPWM pins are configured as both Rail Enable and PWM (either margining or general purpose PWM) functions, there can be glitches on the pin that is configured as rail enable when the device is out of reset and under initialization. These glitches may impact the connected power rail. It is not recommended to have such a configuration.
7. PMBus commands (project file, PMBus write script file) method is not recommended for the production programming because GPIO pins may have unexpected behaviors which can disable rails that provide power to device. Data flash hex file or data flash script file shall be used for production programming because GPIO pins are under controlled state.
8. It is mandatory that the V33D power shall be stable and no device reset shall be fired during the device programming. Data flash may be corrupted if failed to follow these rules.
9. When a pair of FPWM pins are both used for margining, after device is out of reset, the even FPWM pin may output some pulse which is up to the configured duty cycle and frequency. These pulses may cause unexpected behaviors on the margining rail if that rail is regulated before UCD is out of reset. It is recommended to use the even FPWM pin to margin rails that are directly controlled by the device.

8.2.2 Detailed Design Procedure

Fusion GUI can be used to design the device configuration online or offline (with or without a UCD9090A device connected to the computer). In offline mode, Fusion GUI will prompt user to create or open a project file (.xml) at launch. In online mode, Fusion GUI will automatically detect the device on PMBus and read the configuration data from the device. An USB-to-GPIO Adapter EVM (HPA172) from Texas Instruments is required to connect Fusion GUI to PMBus.

The general design steps include the following:

1. Rail setup
2. Rail monitoring configuration
3. GPI configuration
4. Rail sequence configuration
5. Fault response configuration
6. GPO configuration
7. Margining configuration
8. Other configurations such as Pin Selected Rail States, Watchdog Timer, System Reset, and so on

The details of the steps are self-explanatory in the Fusion GUI.

After configuration changes, the user should click the Write to Hardware button to apply the changes. In online mode, user can then click the Store RAM to Flash button to permanently store the new configuration into the device's data flash.

8.2.2.1 Estimating ADC Reporting Accuracy

The UCD9090A uses a 12-bit ADC and an internal 2.5-V reference (V_{REF}) to convert MON pin inputs into digitally reported voltages. The least significant bit (LSB) value is V_{LSB} = V_{REF} / 2^N where N = 12, resulting in a VLSB = 610 µV. The error in the reported voltage is a function of the ADC linearity errors and any variations in VREF. The total unadjusted error (E_{TUE}) for the UCD9090A ADC is ±5 LSB, and the variation of VREF is ±0.5% between 0°C and 125°C and ±1% between –40°C and 125°C. V_{TUE} is calculated as V_{LSB} × E_{TUE}. The total reported voltage error is the sum of the reference-voltage error and V_{TUE}. At lower monitored voltages, V_{TUE} dominates reported error, whereas at higher monitored voltages, the tolerance of V_{REF} dominates the reported error. Reported error can be calculated using Equation 4, where REFTOL is the tolerance of V_{REF}, V_{ACT} is the actual voltage being monitored at the MON pin, and V_{REF} is the nominal voltage of the ADC reference.

$$RPT_{ERR} = \left(\frac{1+REFTOL}{V_{ACT}}\right) \times \left(\frac{V_{REF} \times E_{TUE}}{4096} + V_{ACT}\right) - 1 \quad (4)$$

From Equation 4, for temperatures between 0°C and 125°C, if V_{ACT} = 0.5 V, then RPT_{ERR} = 1.11%. If V_{ACT} = 2.2 V, then RPT_{ERR} = 0.64%. For the full operating temperature range of –40°C to 125°C, if VACT = 0.5 V, then RPT_{ERR} = 1.62%. If V_{ACT} = 2.2 V, then RPT_{ERR} = 1.14%.

8.2.3 Application Curves



Figure 8-2. Example Power-On Sequence



Figure 8-3. Example Power-Off Sequence

9 Power Supply Recommendations

Power the UCD9090A with a 3.3-V power supply. During the power-up sequence, the voltage on the V33D pin must ascend from 2.3 V to 2.9 V monotonically with a minimum slew rate of 0.25 V/ms.

10 Layout

10.1 Layout Guidelines

The thermal pad provides a thermal and mechanical interface between the device and the printed circuit board (PCB). Connect the exposed thermal pad of the PCB to the device V_{SS} pins and provide at least a 4 × 4 pattern of PCB vias to connect the thermal pad and V_{SS} pins to the circuit ground on other PCB layers.

For supply-voltage decoupling, provide power supply pin bypass to the device as follows:

- 1-µF, X7R ceramic in parallel with 0.01-µF, X7R ceramic at pin 35 (BPCAP)
- 0.1-µF, X7R ceramic in parallel with 4.7-µF, X5R ceramic at pin 33 (V33D)
- 0.1-µF, X7R ceramic in parallel with 4.7-µF, X5R ceramic at pin 34 (V33A)
- Connect V33D (pin 33) to 3.3V supply directly. Connect V33A (pin 34) to V33D through a 4.99-Ω resistor. This resistor and V33A decoupling capacitors form a low-pass filter to reduce noise on V33A.

Depending on use and application of the various GPIO signals used as digital outputs, some impedance control may be desired to quiet fast signal edges. For example, when using the FPWM pins for fan control or voltage margining, the pin is configured as a digital *clock* signal. Route these signals away from sensitive analog signals. It is also good design practice to provide a series impedance of 20 Ω to 33 Ω at the signal source to slow fast digital edges.

10.2 Layout Example



Figure 10-1. UCD9090A Layout Example, Top Layer



Figure 10-2. UCD9090A Layout Example, Bottom Layer

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- *Monitoring Voltage, Current, and Temperature Using the UCD90xxx Devices*, SLVA385
- *UCD90xxx Sequencer and System Health Controller PMBus™ Command Reference*, SLVU352
- *UCD90SEQ48EVM-560: 48-Pin Sequencer Development Board*, SLVU464
- *Voltage Margining Using the UCD90120*, SLVA375

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

PMBus™ is a trademark of SMIF, Inc.
Fusion Digital Power™ is a trademark of Texas Instruments.
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCD9090ARGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCD9090A	Samples
UCD9090ARGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCD9090A	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCD9090ARGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
UCD9090ARGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCD9090ARGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
UCD9090ARGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

RGZ 48

VQFN - 1 mm max height

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224671/A



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
67% PRINTED COVERAGE BY AREA
SCALE: 15X

4219044/D 02/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265