DM74S182 Look-Ahead Carry Generator

FAIRCHILD

SEMICONDUCTOR

DM74S182 Look-Ahead Carry Generator


General Description

These circuits are high-speed, look-ahead carry generators, capable of anticipating a carry across four binary adders or groups of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generatecarry, and propagate-carry functions are provided as shown in the pin designation table.

When used in conjunction with the 181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each DM74S182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the ALU's are in their true form, and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, out-

puts, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions, as explained on the 181 data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the DM74S182 are:




Features

- Typical propagation delay time 7 ns
- Typical power dissipation 260 mW

| Ordering Co | ode: |
|-------------|------|
|-------------|------|


| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| DM74S182N | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |



Pin Designations

| Designation | Pin Nos. | Function |
|-------------------------|-------------|------------------------|
| G0, G1, G2, G3 | 3, 1, 14, 5 | Active LOW |
| | | Carry Generate Inputs |
| P0, P1, P2, P3 | 4, 2, 15, 6 | Active LOW |
| | | Carry Propagate Inputs |
| C _n | 13 | Carry Input |
| $C_{n + x}, C_{n + y},$ | 12, 11, 9 | Carry Outputs |
| C _{n + z} | | |
| G | 10 | Active LOW |
| | | Carry Generate Output |
| Р | 7 | Active LOW |
| | | Carry Propagate Output |
| V _{CC} | 16 | Supply Voltage |
| GND | 8 | Ground |

www.fairchildsemi.com



www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

| Supply Voltage | 7V |
|--------------------------------------|-----------------------------------|
| Input Voltage | 5.5V |
| Operating Free Air Temperature Range | $0^{\circ}C$ to $+70^{\circ}C$ |
| Storage Temperature Range | $-65^{\circ}C$ to $+150^{\circ}C$ |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74S182

Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
|-----------------|--------------------------------|------|-----|------|-------|
| V _{CC} | Supply Voltage | 4.75 | 5 | 5.25 | V |
| V _{IH} | HIGH Level Input Voltage | 2 | | | V |
| V _{IL} | LOW Level Input Voltage | | | 0.8 | V |
| он | HIGH Level Output Current | | | -1 | mA |
| I _{OL} | LOW Level Output Current | | | 20 | mA |
| T _A | Free Air Operating Temperature | 0 | | 70 | °C |

Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

| Symbol | Parameter | Conditions | | Min | Typ (Note 2) | Max | Units |
|-----------------|-----------------------------------|--|----------------|-----|-----------------|------|-------|
| VI | Input Clamp Voltage | $V_{CC} = Min, I_I = -18 \text{ mA}$ | | | | -1.2 | V |
| V _{OH} | HIGH Level Output Voltage | $V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$ | | 2.7 | 3.4 | | V |
| V _{OL} | LOW Level Output Voltage | $V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$ | | | | 0.5 | V |
| l _l | Input Current @ Max Input Voltage | $V_{CC} = Max, V_I = 5.5V$ | | | | 1 | mA |
| I _{IH} | HIGH Level | V _{CC} = Max | P0, P1 or G3 | | | 200 | μA |
| | Input Current | $V_{I} = 2.7V$ | P3 | | | 100 | |
| | | | P2 | | | 150 | |
| | | | C _n | | | 50 | |
| | | | G0, G2 | | | 350 | |
| | | | G1 | | | 400 | |
| IIL | LOW Level | V _{CC} = Max | P0, P1 or G3 | | | -8 | mA |
| | Input Current | $V_{I} = 0.5V$ | P3 | | | -4 | |
| | | | P2 | | | -6 | |
| | | | C _n | | | -2 | |
| | | | G0, G2 | | | -14 | |
| | | | G1 | | | -16 | |
| los | Short Circuit Output Current | V _{CC} = Max (Note 3) | | -40 | | -100 | mA |
| ICCH | Supply Current with Outputs HIGH | | | | 39 | 55 | mA |
| ICCL | Supply Currents with Outputs LOW | V _{CC} = Max (Note 5) | | | 69 | 109 | mA |

ICCLSupply Currents with Outputs LCNote 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 4: I_{CCH} is measured with all outputs OPEN, inputs P3 and G3 at 4.5V, and all other inputs grounded.

Note 5: I_{CCL} is measured with all outputs OPEN, inputs G0, G1, and G2 at 4.5V, and all other inputs grounded.


| \mathbf{N} |
|--------------|
| œ |
| |
| S |
| 4 |
| ~ |
| 5 |
| S. |
| |

- -

Switching Characteristics

at $V_{CC}=5V$ and $T_A=25^\circ C$ $R_L = 280\Omega$ $C_L = 15 \ pF$ $C_L = 50 \ pF$ Symbol From (Input) Units Parameter To (Output) Min Max Min Min Propagation Delay Time t_{PLH} GN or PN to $C_{n + x, y, z}$ 7 10 ns LOW-to-HIGH Level Output t_{PHL} Propagation Delay Time GN or PN to $C_{n + x, y, z}$ 7 11 ns HIGH-to-LOW Level Output Propagation Delay Time t_{PLH} 7.5 GN or PN to G 11 ns LOW-to-HIGH Level Output Propagation Delay Time t_{PHL} GN or PN to G 10.5 14 ns HIGH-to-LOW Level Output t_{PLH} Propagation Delay Time PN to P 6.5 10 ns LOW-to-HIGH Level Output Propagation Delay Time t_{PHL} PN to P 10 14 ns HIGH-to-LOW Level Output Propagation Delay Time t_{PLH} C_n to to $C_{n + x, y, z}$ 10 13 ns LOW-to-HIGH Level Output Propagation Delay Time t_{PHL} 10.5 C_n to to $C_{n+x, y, z}$ 14 ns HIGH-to-LOW Level Output

www.fairchildsemi.com



www.fairchildsemi.com