




VIPER28

Peak power high-voltage converter - VIPer Plus

Datasheet - production data







Features

- 800 V avalanche-rugged power MOSFET • allowing achieving ultra wide-range input Vac
- Embedded HV startup and sense FET
- PWM current-mode controller
- OCP with selectable threshold (I_{Dlim}) and 2nd OCP with higher value (I_{DMAX}) to protect the IC from transformer saturation or short-circuit of the secondary diode
- 30 mW no-load consumption at 230 V_{ac}
- Two operating frequencies:
 - 60 kHz (L type) or 115 kHz (H type)
- Jittered frequency reduces the EMI
- Extra power timer (EPT) blanks the overload . current for few seconds
- Output overvoltage protection with tight . tolerance and digital noise filter
- Soft-start reduces the stress during startup and increases IC lifetime
- Automatic restart after a fault condition

December 2014

DocID15028 Rev 6

This is information on a product in full production.

and IC lifetime

Applications

Auxiliary power supply for consumer and home equipment

Thermal shutdown increases system reliability

- Power supply for energy meters and data concentrators
- AC-DC adapters

Description

The device is a high-voltage converter that smartly integrates an 800 V rugged power MOSFET with PWM current-mode control. This IC is capable of meeting more stringent energysaving standards as it has very low consumption and operates in burst mode under light load. The device features an adjustable extra power timer (EPT) that enables the IC to sustain overload conditions for a few seconds. The integrated HV startup, sense FET and oscillator with jitter allow the advantage of using minimal components in the application. The device features high-level protections like dual-level OCP, output overvoltage, short-circuit, and thermal shutdown with hysteresis. After the removal of a fault condition, the IC is automatically restarted.

Table 1. Device summary

Order codes	er codes Package Packa	
VIPER28LN / VIPER28HN	DIP-7	Tube
VIPER28HD / VIPER28LD	SO16 narrow	Tube
VIPER28HDTR / VIPER28LDTR	SOTOTIATION	Tape and reel

Contents

1	Block	diagram
2	Туріс	al power
3	Pin se	ettings
4	Elect i 4.1	rical ratings
5	Туріс	al electrical characteristics 11
6	Туріс	al circuit
7	Opera	ation
	7.1	Power section and gate driver 14
	7.2	High-voltage startup generator 14
	7.3	Power-up and soft startup 14
	7.4	Power-down
	7.5	Auto-restart
	7.6	Oscillator
	7.7	Current mode conversion with adjustable current limit setpoint 18
	7.8	Overvoltage protection (OVP) 18
	7.9	About CONT pin
	7.10	Feedback and overload protection (OLP) 20
	7.11	Burst-mode operation at no load or very light load 23
	7.12	Extra power timer (EPT) 24
	7.13	2nd level overcurrent protection and hiccup mode 25
8	Packa	age mechanical data 26
	8.1	DIP-7 package information
	8.2	SO16 Narrow package information
9	Revis	ion history



List of tables

Table 1.	Device summary
Table 2.	Typical power
Table 3.	Pin description
Table 4.	Absolute maximum ratings
Table 5.	Thermal ratings
Table 6.	Avalanche ratings
Table 7.	Power section
Table 8.	Supply section
Table 9.	Controller section
Table 10.	CONT pin configurations
Table 11.	DIP-7 mechanical data
Table 12.	SO16 Narrow mechanical data
Table 13.	Document revision history



List of figures

Typical application
Block diagram
Connection diagram (top view) 6
Minimum turn-on time test circuit
OVP threshold test circuit
I _{Dlim} vs. T _J
F _{OSC} vs. T _J
V _{DRAIN START} vs. T _J
I _{DD0} vs. T _J
I _{DD1} vs. T _J
Main FET R _{DSON} vs. T _J
Main FET V_{BVDSS} vs. T_J
I _{Dlim} vs. R _{LIM}
Thermal shutdown
Basic flyback application
Full-featured flyback application
IDD current during startup and burst mode15
Timing diagram: normal power-up and power-down sequences
Soft-start: timing diagram
Timing diagram: behavior after short-circuit
OVP timing diagram
CONT pin configuration
FB pin configuration (option 1) 22
FB pin configuration (option 2)
Burst mode timing diagram, light load
EPT timing diagram
DIP-7 package outline
SO16 narrow package outline



1 Block diagram




Figure 2. Block diagram

2 Typical power

Nominal power	230	230 V _{AC}		5 V _{AC}
	Adapter ⁽¹⁾	Open frame ⁽²⁾	Adapter ⁽¹⁾	Open frame ⁽²⁾
VIPER28xD/xN	13 W	16 W	10 W	12 W
VIPER20XD/XIN	22 W (peak) ⁽³⁾	26 W (peak) ⁽³⁾	17 W (peak) ⁽³⁾	20 W (peak) ⁽³⁾


1. Typical continuous power in non-ventilated enclosed adapter measured at 50 °C ambient.

2. Maximum practical continuous power in an open frame design at 50 °C ambient, with adequate heat sinking.

3. Maximum practical peak power at 50 $^{\circ}\text{C}$ ambient, with adequate heat sinking for 2 sec (max).



3 Pin settings



Note:

The copper area for heat dissipation has to be designed under the DRAIN pins.

SO16N	Name	Function
1, 2	GND	This pin represents the device ground and the source of the power section.
3	N.C.	Not connected.
4	N.A.	Not available for user. This pin is mechanically connected to the controller die pad of the frame. In order to improve the noise immunity, is highly recommended connect it to GND (pin 1-2).
5	VDD	Supply voltage of the control section. This pin also provides the charging current of the external capacitor during startup.
6	CONT	Control pin. The following functions can be selected: 1. current limit setpoint adjustment. The default value (set internally) of the cycle- by-cycle current limit can be reduced by connecting an external resistor to ground. 2. output voltage monitoring. A voltage exceeding the V _{OVP} threshold (see <i>Table 9: Controller section on page 9</i>) shuts the IC down, reducing device consumption. This function is strobed and digitally filtered for high noise immunity.
7	FB	Control input for duty cycle control. The internal current generator provides bias current for loop regulation. A voltage below the threshold V_{FBbm} activates burst-mode operation. A level close to the threshold V_{FBlin} means that we are approaching the cycle-by-cycle overcurrent setpoint.
8	EPT	This pin allows the connection of an external capacitor for extra power management. If the function is not used, the pin has to be connected to GND.
912	N.C.	Not connected.
1316	DRAIN	High-voltage drain pin. The built-in high-voltage switched startup bias current is drawn from this pin too. These pins are connected to the metal frame to facilitate heat dissipation.

Table 3. Pin description



4 Electrical ratings

Symbol	Parameter	Va	l Init		
	Farameter	Min	Мах	Unit	
V _{DRAIN}	Drain-to-source (ground) voltage		800	V	
I _{DRAIN}	Pulse drain current (limited by $T_J = 150 \text{ °C}$)		3	А	
V _{CONT}	Control input pin voltage	-0.3	6	V	
V _{FB}	Feedback voltage	-0.3	5.5	V	
V _{EPT}	EPT input pin voltage	nput pin voltage -0.3 5		V	
V _{DD}	Supply voltage (I _{DD} = 25 mA)	-0.3	Self limited	V	
I _{DD}	Input current 25		mA		
Р	Power dissipation at T _A < 40 °C (DIP-7)		1	W	
P _{TOT}	Power dissipation at T _A < 60 °C (SO16N)		1.5		
Τ _J	Operating junction temperature range	-40	150 °C		
T _{STG}	Storage temperature	-55	150	°C	
HBM _(ESD)	Human body model		2		
ESD _(CDM)	Charge device mode		1.5	kV	

Table 4. Absolute maximum ratings

Table 5. Thermal ratings

Symbol	Desembles	Max	l lucit	
	Parameter	SO16N	DIP7	Unit
R _{thJP}	Thermal resistance junction pin (dissipated power = 1 W)	35	35	°C/W
R _{thJA}	Thermal resistance junction ambient (dissipated power = 1 W)	105	110	°C/W
R _{thJA}	Thermal resistance junction ambient ⁽¹⁾ (dissipated power = 1 W)	80	90	°C/W

1. When mounted on a standard single side FR4 board with 100 mm² (0.155 sq inch) of Cu (35 μ m thick)

Table 6. Avalanche ratings

Symbol	Parameter	Test condition	Value	Unit
I _{AS}	Avalanche current	Repetitive or non repetitive (pulse width limited by T _{Jmax})	1	A
E _{AS}	Single pulse avalanche energy ⁽¹⁾	$I_D = I_{AS}, V_{DS}=100 V$ starting $T_J = 25^{\circ}C$	3	mJ

1. This parameter is derived from characterization data.



4.1 Electrical characteristics

 T_J = -25 to 125 °C, V_{DD} = 14 V; unless otherwise specified (adjust V_{DD} above V_{DDon} startup threshold before setting to 14 V).

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
V _{BVDSS}	Breakdown voltage	I _{DRAIN} = 1 mA, V _{FB} = GND, T _J = 25 °C	800			V
I _{OFF}	OFF-state drain current	V_{DRAIN} = max rating, V_{FB} = GND, T _J = 25°C			60	μA
R _{DS(on)} Drain-source	Drain-source on-state	$I_{DRAIN} = 0.4 \text{ A}, V_{FB} = 3 \text{ V}, V_{EPT} = \text{GND}, T_{J} = 25 \text{ °C}$			7	Ω
	resistance	$I_{DRAIN} = 0.4 \text{ A}, V_{FB} = 3 \text{ V}, V_{EPT} = \text{GND}, T_{J} = 125 ^{\circ}\text{C}$			14	Ω
C _{OSS}	Effective (energy related) output capacitance	$V_{DRAIN} = 0$ to 640 V, $T_{J} = 25^{\circ}C$		40		pF

Table	7.	Power	section
-------	----	-------	---------

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Voltage	I		1			
V _{DRAIN_START}	Drain-source start voltage		60	80	100	V
I _{DDch1}	Startup charging current	$V_{DRAIN} = 120 \text{ V}, \text{V}_{EPT} = \text{GND}, \\ \text{V}_{FB} = \text{GND}, \text{V}_{DD} = 4 \text{ V}$	-2	-3	-4	mA
I _{DDch2}	Restart charging current (after fault)	$V_{DRAIN} = 120 V, V_{EPT} = GND, V_{FB} = GND, V_{DD} = 5 V$	-0.4	-0.6	-0.8	mA
V _{DD}	Operating voltage range	After turn-on	8.5		23.5	V
V _{DDclamp}	V _{DD} clamp voltage	I _{DD} = 20 mA	23.5			V
V _{DDon}	V _{DD} startup threshold		13	14	15	V
V _{DDoff}	V _{DD} undervoltage shutdown threshold	$V_{DRAIN} = 120 V, V_{EPT} = GND, V_{FB} = GND$	7.5	8	8.5	V
V _{DD(RESTART)}	V _{DD} restart voltage threshold	$V_{DRAIN} = 120 V, V_{EPT} = GND, V_{FB} = GND$	4	4.5	5	V
Current		·				
I _{DD0}	Operating supply current, not switching	$V_{FB} = GND, F_{OSC} = 0 \text{ kHz}$ $V_{EPT} = GND, V_{DD} = 10 \text{ V}$			0.9	mA
I	Operating supply current,	V _{DRAIN} = 120 V, F _{OSC} = 60 kHz			2.5	mA
I _{DD1}	switching	V _{DRAIN} = 120 V,F _{OSC} = 115 kHz			3.5	mA
I _{DD_FAULT}	Operating supply current, with protection tripping	V _{DD} = 10 V			400	uA
I _{DD_OFF}	Operating supply current with V _{DD} < V _{DD_OFF}	V _{DD} = 7 V			270	uA

Table 8. Supply section




Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Feed-back pi	n					
V _{FBolp}	Overload shutdown threshold		4.5	4.8	5.2	V
V _{FBlin}	Overload detection threshold		3.2	3.5	3.7	V
V _{FBbm}	Burst mode threshold	Voltage falling	0.54	0.6	0.66	V
V _{FBbmhys}	Burst mode hysteresis	Voltage rising		100		mV
I _{FB1}	Feedback sourced current	V _{FB} = 0.3 V	-150	-200	-280	uA
I _{FB2}	Feedback current-OLP delay	$V_{FBlin} < V_{FB} < V_{FBolp}$		-3		uA
R _{FB(DYN)}	Dynamic resistance	V _{FB} < 3.3 V	14		20	kΩ
H _{FB}	ΔV _{FB} / ΔI _D	(1) T _J = 25 °C	2		6	V/A
CONT pin			ľ			
V _{CONT_I}	Low-level clamp voltage	I _{CONT} = -100 μA	0.4	0.5	0.6	V
V _{CONT_h}	High-level clamp voltage	I _{CONT} = 1 mA	5	5.5	6	V
Current limita	ation					1
I _{Dlim}	Max drain current limitation	$V_{FB} = 4 \text{ V}, \text{ I}_{CONT} = -10 \mu\text{A}$ T _J = 25 °C	0.75	0.80	0.85	A
t _{SS}	Soft-start time		7.6	8.5	9.4	ms
T _{ON_MIN}	Minimum turn-on time		220	370	480	ns
td	Propagation delay			100		ns
t _{LEB}	Leading edge blanking	(1)		300		ns
I _{D_BM}	Peak drain current during burst mode	V _{FB} = 0.6 V		160		mA
Oscillator se	ction		·			
		VIPER28L	54	60	66	kHz
F _{OSC}	V _{FB} = 1 V	VIPER28H	103	115	127	kHz
50	Madulation dansk	VIPER28L		±4		kHz
FD	Modulation depth	VIPER28H		±8		kHz
FM	Modulation frequency		200	250	300	Hz
D _{MAX}	Maximum duty cycle		70		80	%
Overcurrent	protection (2 nd OCP)					
I _{DMAX}	Second overcurrent threshold	(1)		1.2		А
Overvoltage	protection					
V _{OVP}	Overvoltage protection threshold		2.7	3	3.3	V



Symbol	Parameter	Test condition	Min	Тур	Мах	Unit
Oymbol	i arameter	Test condition	IVIIII	קעי	Max	Onit
t _{STROBE}	Overvoltage protection strobe time			2.2		μs
Extra power m	anagement					
I _{DLIM_EPT}	Drain current limit with EPT function	(1)		85% I _{Dlim}		А
V _{EPT(STOP)}	EPT shutdown threshold		3.6	4	4.4	V
V _{EPT(RESTART)}	EPT restart threshold	Ι _{CONT} < -10 μΑ	0.4	0.6	0.8	V
I _{EPT}	Sink/source current		4	5	6	μA
Thermal shutd	lown					
T _{SD}	Thermal shutdown temperature	(1) 150 160			°C	
T _{HYST}	Thermal shutdown hysteresis	(1) 30		°C		

Table 9. Controller section (continued)

1. Specification guaranteed by characterization.







Figure 5. OVP threshold test circuit






Adjust V_{DD} above V_{DDon} startup threshold before setting to 14 V.








5 Typical electrical characteristics














6 Typical circuit







Figure 16. Full-featured flyback application





7 Operation

The device is a high-performance low-voltage PWM controller chip with an 800 V, avalanche rugged power section.

The controller includes the oscillator with jitter, startup circuit with soft-start, PWM logic, current limiting circuit with adjustable setpoint, second overcurrent circuit, burst mode management, Extra Power Timer circuit, UVLO circuit, auto-restart circuit and thermal protection circuit.

The current limit setpoint is set by the CONT pin. Burst mode operation guarantees high performance in standby mode and contributes to meeting energy-saving standards.

All the fault protections are built in auto-restart mode with very low repetition rate to prevent the IC from overheating.

7.1 Power section and gate driver

The power section is implemented with an avalanche-rugged N-channel MOSFET, which guarantees safe operation within the specified energy rating as well as high dv/dt capability. The power section has a B_{VDSS} of 800 V min. and a maximum R_{DS(on)} of 7 Ω at 25 °C.

The integrated SenseFET structure allows a virtually loss-less current sensing.

The gate driver is designed to supply a controlled gate current during both turn-on and turnoff in order to minimize common-mode EMI. Under UVLO conditions an internal pull-down circuit holds the gate low in order to ensure that the power section cannot be turned on accidentally.

7.2 High-voltage startup generator

The HV current generator is supplied through the DRAIN pin and it is enabled only if the input bulk capacitor voltage is higher than the V_{DRAIN_START} threshold, 80 V DC typically. When the HV current generator is ON, the I_{DDch1} current (3 mA typical value) is delivered to the capacitor on the V_{DD} pin. During auto-restart mode after a fault event, the current is reduced to I_{DDch2} (0.6 mA, typ) in order to have a slow duty cycle during the restart phase.

7.3 Power-up and soft startup

When the input voltage rises to the device start threshold, V_{DRAIN_START} , the VDD voltage begins to grow due to the I_{DDch1} current (see *Table 8: Supply section*) coming from the internal high-voltage startup circuit. If the VDD voltage reaches the V_{DDon} threshold, the power MOSFET starts switching and the HV current generator is turned OFF.

The IC is powered by the energy stored in the capacitor on the VDD pin, C_{VDD} , until the selfsupply circuit (typically an auxiliary winding of the transformer and a steering diode) develops a voltage high enough to sustain the operation.

The C_{VDD} capacitor must be correctly sized to avoid fast discharge and keep the required voltage higher than the V_{DDoff} threshold. In fact, an insufficient capacitance value could terminate the switching operation before the controller receives any energy from the auxiliary winding.




The following formula can be used for the $C_{\mbox{VDD}}$ capacitor calculation:

Equation 1

$$C_{VDD} = \frac{I_{DDch1} \times t_{SSaux}}{V_{DDon} - V_{DDoff}}$$

The parameter t_{SSaux} is the time needed for the steady state of the auxiliary voltage. This time represents an estimate of the user's application according to the output stage configurations (transformer, output capacitances, etc.).

During the converter startup time, the drain current limitation is progressively increased to the maximum value. In this way the stress on the secondary diode is considerably reduced. It also helps to prevent transformer saturation. The soft-start time lasts 8.5 ms and the feature is implemented for every attempt of the startup converter or after a fault.











Figure 18. Timing diagram: normal power-up and power-down sequences

Figure 19. Soft-start: timing diagram







7.4 Power-down

At converter power-down, the system loses its ability to regulate as soon as the decreasing input voltage is low enough for the peak current limitation to be reached. The VDD voltage drops and when it falls below the V_{DDoff} threshold (see *Table 8: Supply section*) the power MOSFET is switched OFF, the energy transfers to the IC is interrupted and, consequently, the VDD voltage decreases (*Table 19: Soft-start: timing diagram*), the startup sequence is inhibited and the power-down is completed. This feature is useful as it prevents the converter from attempting a restart and ensures monotonic output voltage decay during system power-down.

7.5 Auto-restart

Every time a protection is tripped, the IC is automatically restarted after a duration that depends on the discharge and recharge of the C_{VDD} capacitor. As shown in *Figure 20*, after a fault the IC is stopped and, consequently, the V_{DD} voltage decreases because of the IC's consumption. As soon as the V_{DD} voltage falls below the threshold $V_{DD(RESTART)}$ and if the DC input voltage is higher than V_{DRAIN_START} threshold, the internal HV current source is turned ON and it starts to charge the C_{VDD} capacitor with the current I_{DDch2} (0.6 mA, typ). As soon as the V_{DD} voltage reaches the threshold $V_{DD(ON)}$, the IC restarts.







7.6 Oscillator

The switching frequency is internally fixed to 60 kHz or 115 kHz. In both cases the switching frequency is modulated by approximately ± 4 kHz (60 kHz version) or ± 8 kHz (115 kHz version) at 250 Hz (typical) rate, so that the resulting spread-spectrum action distributes the energy of each harmonic of the switching frequency over a number of side-band harmonics having the same energy on the whole, but smaller amplitudes.

7.7 Current mode conversion with adjustable current limit setpoint

The device is a current mode converter. The drain current is sensed and converted to voltage that is applied to the non-inverting pin of the PWM comparator. This voltage is compared with the one on the feedback pin through a voltage divider on a cycle-by-cycle basis.

The device has a default current limit value, I_{Dlim} , that can be adjusted according to the electrical specification, by the R_{LIM} resistor connected to the CONT pin.

The CONT pin has a minimum current sunk needed to activate the I_{Dlim} adjustment. Without R_{LIM} or with high R_{LIM} (i.e. 100 k Ω) the current limit is set to the default value (see I_{Dlim} , *Table 9: Controller section*).

7.8 Overvoltage protection (OVP)

The device has integrated logic for the monitoring of the output voltage using as an input signal the voltage V_{CONT} during the OFF time of the power MOSFET. This is the time when the voltage from the auxiliary winding tracks the output voltage, through the turn ratio.

The CONT pin has to be connected to the auxiliary winding through the diode D_{OVP} and the resistors R_{OVP} and R_{LIM} as shown in *Figure 22: CONT pin configuration*. When, during the OFF time, the voltage V_{CONT} exceeds four consecutive times the reference voltage V_{OVP} (see *Table 9: Controller section*), the overvoltage protection will stop the power MOSFET and the converter enters auto-restart mode.

In order to bypass the noise immediately after the turn-off of the power MOSFET, the voltage V_{CONT} is sampled inside a short window after the time T_{STROBE} , see *Table 9: Controller section* and the *Figure 21: OVP timing diagram*. The sampled signal, if higher than V_{OVP} , triggers the internal OVP digital signal and increments the internal counter. The same counter is reset every time the signal OVP is not triggered in one oscillator cycle.

Referring to *Figure 22: CONT pin configuration*, the resistor divider ratio k_{OVP} will be given by:

Equation 2

$$k_{OVP} = \frac{V_{OVP}}{\frac{N_{AUX}}{N_{SEC}} \cdot (V_{OUTOVP} + V_{DSEC}) - V_{DAUX}}$$



Equation 3

$$k_{OVP} = \frac{R_{LIM}}{R_{LIM} + R_{OVP}}$$

Where:


- V_{OVP} is the OVP threshold (see *Table 9: Controller section*)
- V_{OUT OVP} is the converter output voltage value to activate the OVP set by the designer
- N_{AUX} is the number of the auxiliary winding turns
- N_{SEC} is the number of the secondary winding turns
- V_{DSEC} is the secondary diode forward voltage
- V_{DAUX} is the auxiliary diode forward voltage
- R_{OVP} together with R_{LIM} constitute the output voltage divider

Then, fixing R_{LIM} according to the desired $I_{Dlim},$ the R_{OVP} can be calculated by:

Equation 4

$$R_{OVP} = R_{LIM} \times \frac{1 - k_{OVP}}{k_{OVP}}$$

The resistor values will be such that the current sourced and sunk by the CONT pin are within the rated capability of the internal clamp.







7.9 About CONT pin

Referring to *Figure 22*, the CONT pin is used to configure the:

- 1. reduction of the OCP setpoint (I_{Dlim})
- 2. output overvoltage protection (OVP)

Table 10 lists the external components needed to activate one or more of the CONT pin functions.




Figure 22. CONT pin configuration

Table 10.	CONT	pin	configurations
-----------	------	-----	----------------

Function / component	R _{LIM}	R _{OVP}	D _{AUX}	
I _{Dlim} reduction	See Figure 13	No	No	
OVP	≥ <i>80 k</i> Ω	See Equation 4	Yes	
I _{Dlim} reduction and OVP ⁽¹⁾	See Figure 13	See Equation 4	Yes	

1. Select R_{LIM} then R_{OVP.}

7.10 Feedback and overload protection (OLP)

The device is a current-mode converter. The feedback pin controls PWM operation as well as burst mode and activates the overload protection. *Figure 23: FB pin configuration (option 1)* and *Figure 24: FB pin configuration (option 2)* show the internal current-mode structure.

With the feedback pin voltage between V_{FBbm} and V_{FBlin} , (see *Table 9: Controller section*) the drain current is sensed and converted to voltage that is applied to the non-inverting pin of the PWM comparator.

This voltage is compared to the voltage on the feedback pin through a voltage divider on a cycle-by-cycle basis. When these two voltages are equal, the PWM logic orders the switch-off of the power MOSFET. The drain current is always limited to the value of I_{Dlim}.



When the feedback pin voltage reaches the threshold V_{FBlin} , an internal current generator starts to charge the feedback capacitor (C_{FB}) and when the feedback voltage reaches the V_{FBolp} threshold, the converter is turned off and the automatic restart is activated.

During startup, when the output voltage is still low, if the feedback network is not properly dimensioned, the feedback voltage could rise up to the overload threshold (V_{FBolp}) generating the switching off of the IC itself. Taking into account that the feedback network also fixes the loop stability, two options can be considered for this network.

The time from the overload detection ($V_{FB} = V_{FBlin}$) to the device shutdown ($V_{FB} = V_{FBolp}$) must be set by C_{FB} (or C_{FB1}) using the formula:

Equation 5

$$T_{OLP-delay} = C_{FB} \times \frac{V_{FBolp} - V_{FBlin}}{I_{FB2}}$$

In the option 1 shown in *Figure 23: FB pin configuration (option 1)*, the capacitor C_{FB} has a dual function: guaranteeing the loop compensation and fixing the overload delay time as calculated in *Equation 5*.

Owing to the above considerations, the OLP delay time must be long enough to bypass the initial output voltage transient and check the overload condition only when the output voltage is in steady state. The output transient time depends on the value of the output capacitor and on the load.

When the value of the C_{FB} capacitor calculated for the loop stability is too low and cannot ensure enough OLP delay, an alternative compensation network can be used and it is shown in *Figure 24: FB pin configuration (option 2)*.

Using this alternative compensation network, two poles (f_{PFB} , f_{PFB1}) and one zero (f_{ZFB}) are introduced by the capacitors C_{FB} and C_{FB1} and the resistor R_{FB1} .

The capacitor C_{FB} introduces a pole (f_{PFB}) at higher frequency than f_{ZB} and f_{PFB1} . This pole is usually used to compensate the high-frequency zero due to the ESR (equivalent series resistor) of the output capacitance of the flyback converter.

The mathematical expressions of these poles and zero frequency are:

$$f_{ZFB} = \frac{1}{2 \cdot \pi \cdot C_{FB1} \cdot R_{FB1}}$$

Equation 6

$$f_{\mathsf{PFB}} = \frac{\mathsf{R}_{\mathsf{FB}(\mathsf{DYN})} + \mathsf{R}_{\mathsf{FB1}}}{2 \cdot \pi \cdot \mathsf{C}_{\mathsf{FB}} \cdot (\mathsf{R}_{\mathsf{FB}(\mathsf{DYN})} \cdot \mathsf{R}_{\mathsf{FB1}})}$$


Equation 7

$$f_{\mathsf{PFB 1}} = \frac{1}{2 \cdot \pi \cdot C_{\mathsf{FB 1}} \cdot (\mathsf{R}_{\mathsf{FB 1}} + \mathsf{R}_{\mathsf{FB (DYN)}})}$$

The $R_{FB(DYN)}$ is the dynamic resistance seen by the FB pin.




The C_{FB1} capacitor fixes the OLP delay and usually C_{FB1} results in a much higher value than C_{FB}. *Equation 5* can be still used to calculate the OLP delay, but C_{FB1} has to be considered instead of C_{FB}. Using the compensation network shown in option 2, in all cases the loop stability can be set as well as a sufficient OLP delay.











7.11 Burst-mode operation at no load or very light load

When the load decreases, the feedback loop reacts by lowering the feedback pin voltage. If it falls below the burst mode threshold, V_{FBbm} , the power MOSFET is no longer allowed to be switched on. After the MOSFET stops, the feedback pin voltage increases and when it exceeds the level, $V_{FBbm} + V_{FBbmhys}$, the power MOSFET starts switching again. The burst mode thresholds are provided in *Table 9: Controller section* and *Figure 25: Burst mode timing diagram, light load* shows this behavior. The system alternates between a period of time where the power MOSFET is switching to a period of time where the power MOSFET is not switching. This mode of operation is the burst mode. The advantage of burst mode operation is an average switching frequency much lower than the normal operation frequency, up to several hundred hertz, minimizing all frequency-related losses. In order to prevent audible noise, during burst mode the drain current peak is clamped to the level, I_{D BM}, given in *Table 9: Controller section*.




Figure 25. Burst mode timing diagram, light load



7.12 Extra power timer (EPT)

The extra power timer feature allows the setting of a blanking time inside which an overload current can be admitted.

The timer is set through a capacitor (C_{EPT}) connected to the EPT pin. Its duration is in the range of a few seconds and is limited by thermal constraints.

The extra power timer (EPT) is started as soon as the drain current reaches the threshold I_{DLIM_EPT} (typ. 85% of I_{Dlim}) and its duration is defined by the time needed to charge the capacitor C_{EPT} up to the value $V_{EPT(STOP)}$ (4V, typ). The charging current is I_{EPT} (5 uA, typ).

If the EPT starts, the IC sustains the overload and continues to operate normally if the drain current falls below the threshold I_{DLIM_EPT} (85% of I_{Dlim}) before the EPT voltage reaches the value $V_{EPT(STOP)}$. The capacitor C_{EPT} is discharged through the current I_{EPT} (5 uA, typ) and the next EPT is inhibited until the EPT voltage is higher than $V_{EPT(RESTART)}$ (0.6 V, typ).

If the EPT starts and the EPT voltage reaches the value $V_{EPT(STOP)}$, the IC stops and it is automatically restarted. The C_{VDD} capacitor is then discharged down to the value $V_{DD(RESTART)}$ (4.5 V, typ) and is recharged, through the HV current source, up to the value V_{DDon} (14 V, typ). Also in this case the capacitor C_{EPT} is discharged through the I_{EPT} current. See *Figure 26* and *Table 8: Supply section*.

The EPT pin has to be connected to GND if the function is not used.




Figure 26. EPT timing diagram



7.13 2nd level overcurrent protection and hiccup mode

The device is protected against short-circuit of the secondary rectifier, short-circuit on the secondary winding or a hard-saturation of the flyback transformer. This type of anomalous condition is invoked when the drain current exceeds the threshold I_{DMAX}, see *Table 9: Controller section*.

To distinguish a real malfunction from a disturbance (e.g. induced during ESD tests) a "warning state" is entered after the first signal is tripped. If, in the subsequent switching cycles, the signal is not tripped, a temporary disturbance is assumed and the protection logic will be reset in its idle state; otherwise if the I_{DMAX} threshold is exceeded for two consecutive switching cycles, a real malfunction is assumed and the power MOSFET is turned OFF.

The shutdown condition is latched as long as the device is supplied. While it is disabled, no energy is transferred from the auxiliary winding, hence the voltage on the C_{VDD} capacitor decays until the V_{DD} undervoltage threshold (V_{DDoff}), which clears the latch.

The startup HV current generator is still off, until the V_{DD} voltage falls below its restart voltage, V_{DD(RESTART)}. After this condition the C_{VDD} capacitor is charged again by the I_{DDch2} current, and the converter switching restarts if V_{DDon} occurs. If the fault condition is not removed, the device enters auto-restart mode. This behavior results in a low-frequency intermittent operation (hiccup-mode operation), with very low stress on the power circuit.



8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

8.1 DIP-7 package information




Figure 27. DIP-7 package outline



	Table 11. DIP-7 r	mm	
Dim.	Тур	Min	Max
А			5,33
A1		0,38	
A2	3,30	2,92	4,95
b	0,46	0,36	0,56
b2	1,52	1,14	1,78
С	0,25	0,20	0,36
D	9,27	9,02	10,16
E	7,87	7,62	8,26
E1	6,35	6,10	7,11
е	2,54		
eA	7,62		
eB			10,92
L	3,30	2,92	3,81
M ⁽⁶⁾⁽⁸⁾	2,508		
Ν	0,50	0,40	0,60
N1			0,60
O ⁽⁷⁾⁽⁸⁾	0,548		

Table 11. DIP-7 mechanical data



8.2 SO16 narrow package information




Figure 28. SO16 narrow package outline






Table 12. SO16 narrow mechanical data						
Dim	mm					
Dim.	Min.	Тур.	Max.			
А			1.75			
A1	0.1		0.25			
A2	1.25					
b	0.31		0.51			
C	0.17		0.25			
D	9.8	9.9	10			
E	5.8	6	6.2			
E1	3.8	3.9	4			
е		1.27				
h	0.25		0.5			
L	0.4		1.27			
k	0		8			
CCC			0.1			

Table 12. SO16 narrow mechanical data



9 Revision history

Date	Revision	Changes		
30-Sep-2008	1	Initial release		
22-Jan-2009	2	Updated Figure 3 on page 4		
21-Oct-2009	3	Added SO16N and SDIP10 packages		
31-Aug-2010	4	Updated Figure 3, Figure 4, Figure 5 on page 10 and Table 3 on page 6		
08-Jan-2013	5	Minor text changes to improve readability in <i>Chapter</i> 7.3, <i>Chapter</i> 7.4, <i>Chapter</i> 7.5, <i>Chapter</i> 7.7, <i>Chapter</i> 7.8, <i>Chapter</i> 7.9, <i>Chapter</i> 7.10, <i>Chapter</i> 7.11, <i>Chapter</i> 7.13, in <i>Table</i> 8 on page 8, <i>Table</i> 9 on page 9 and in <i>Figure</i> 21 on page 19		
16-Dec-2014	6	Updated title in cover page. Removed SDIP10 package. Content reworked to improve readability.		

Table 13. Document revision history



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

