

3.3V CMOS 16-BIT *IDT74LVCH162244A* BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, AND BUS-HOLD

FEATURES:

- Typical tSK(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- VCC = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- Available in TSSOP package


DRIVE FEATURES:


- Balanced Output Drivers: ±12mA
- · Full internal series termination

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems

FUNCTIONAL BLOCK DIAGRAM





IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.


DESCRIPTION:


The LVCH162244A 16-bit buffer/driver is built using advanced dual metal CMOS technology. The LVCH162244A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical active-low output-enable $\overline{(OE)}$ inputs.

All pins of this 16-bit buffer/driver can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH162244A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been developed to drive ± 12 mA at the designated threshold levels.


The LVCH162244A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.





3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

PIN CONFIGURATION



TSSOP TOP VIEW

INDUSTRIAL TEMPERATURE RANG

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max | Unit |
|------------|-----------------------------------------------|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to +6.5 | V |
| Tstg | Storage Temperature | –65 to +150 | °C |
| Ιουτ | DC Output Current | –50 to +50 | mA |
| Ік Іок | Continuous Clamp Current, Vı < 0 or Vo < 0 | -50 | mA |
| lcc Iss | Continuous Current through each Vcc or GND | ±100 | mA |

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Parameter ⁽¹⁾ | Conditions | Тур. | Max. | Unit |
|--------------------------|-----------------------------------------|------------------------------------------------------|------------------------------------------------------------|--------------------------------------------------------------|
| Input Capacitance | VIN = 0V | 4.5 | 6 | pF |
| Output Capacitance | Vout = 0V | 6.5 | 8 | рF |
| I/O Port Capacitance | VIN = 0V | 6.5 | 8 | pF |
| | Input Capacitance Output Capacitance | Input CapacitanceVIN = 0VOutput CapacitanceVOUT = 0V | Input CapacitanceVIN = 0V4.5Output CapacitanceVOUT = 0V6.5 | Input CapacitanceVIN = 0V4.56Output CapacitanceVOUT = 0V6.58 |

1. As applicable to the device type.

PIN DESCRIPTION

| Description | |
|-------------------------------------------|--|
| 3-State Output Enable Inputs (Active LOW) | |
| Data Inputs ⁽¹⁾ | |
| 3-State Outputs | |
| | |

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE (EACH 4-BIT BUFFER)⁽¹⁾

| Inp | Outputs | |
|-----|---------|-----|
| ×ŌĒ | хАх | xYx |
| L | L | L |
| L | Н | Н |
| Н | Х | Z |

NOTE:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^{\circ}C$ to +85°C

| Symbol | Parameter | Tes | t Conditions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|--------------|---------------------------------------------|-------------------------------|-----------------------------------------------------|----------|---------------------|------|------|
| Vih | Input HIGH Voltage Level | Vcc = 2.3V to 2.7V | | 1.7 | _ | _ | V |
| | | Vcc = 2.7V to 3.6V | | 2 | — | _ | |
| VIL | Input LOW Voltage Level | Vcc = 2.3V to 2.7V | | | _ | 0.7 | V |
| | | Vcc = 2.7V to 3.6V | | _ | — | 0.8 | |
| Ін | Input Leakage Current | Vcc = 3.6V | VI = 0 to 5.5V | - | - | ±5 | μA |
| lıL | | | | | | | |
| lozн | High Impedance Output Current | Vcc = 3.6V | Vo = 0 to 5.5V | _ | - | ±10 | μA |
| Iozl | (3-State Output pins) | | | | | | |
| loff | Input/Output Power Off Leakage | Vcc = 0V, VIN or Vo \leq 5. | 5V | _ | _ | ±50 | μA |
| Vik | Clamp Diode Voltage | Vcc = 2.3V, IIN = -18mA | | - | -0.7 | -1.2 | V |
| Vн | Input Hysteresis | Vcc = 3.3V | | | 100 | _ | mV |
| ICCL ICCH | Quiescent Power Supply Current | Vcc = 3.6V | VIN = GND or Vcc | - | - | 10 | μA |
| lccz | | | $3.6 \le VIN \le 5.5V^{(2)}$ | <u> </u> | _ | 10 | |
| ΔICC | Quiescent Power Supply Current Variation | One input at Vcc - 0.6V, o | One input at Vcc - 0.6V, other inputs at Vcc or GND | | - | 500 | μA |

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------|----------------------------------|-----------------|----------------|------|---------------------|------|------|
| Івнн | Bus-Hold Input Sustain Current | Vcc = 3V | VI = 2V | -75 | — | _ | μA |
| IBHL | | | VI = 0.8V | 75 | — | — | |
| Івнн | Bus-Hold Input Sustain Current | Vcc = 2.3V | VI = 1.7V | _ | — | _ | μA |
| IBHL | | | VI = 0.7V | — | _ | — | |
| Івнно | Bus-Hold Input Overdrive Current | Vcc = 3.6V | VI = 0 to 3.6V | _ | _ | ±500 | μA |
| Ibhlo | | | | | | | |

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Con | ditions ⁽¹⁾ | Min. | Max. | Unit |
|--------|---------------------|--------------------|------------------------|---------|------|------|
| Vон | Output HIGH Voltage | Vcc = 2.3V to 3.6V | Iон = - 0.1mA | Vcc-0.2 | _ | V |
| | | Vcc = 2.3V | Iон = - 4mA | 1.9 | _ | |
| | | | Iон = - 6mA | 1.7 | _ | |
| | | Vcc = 2.7V | Iон = - 4mA | 2.2 | _ | |
| | | | Iон = - 8mA | 2 | _ | |
| | | Vcc = 3V | Iон = - 6mA | 2.4 | _ | |
| | | | Іон = – 12mA | 2 | _ | |
| Vol | Output LOW Voltage | Vcc = 2.3V to 3.6V | IoL = 0.1mA | — | 0.2 | V |
| | | Vcc = 2.3V | IoL = 4mA | — | 0.4 | |
| | | | IOL = 6mA | _ | 0.55 | |
| | | Vcc = 2.7V | IOL = 4mA | — | 0.4 | |
| | | | IOL = 8mA | — | 0.6 | |
| | | Vcc = 3V | IOL = 6mA | — | 0.55 | |
| | | | IoL = 12mA | _ | 0.8 | Ĩ |

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

| Symbol | Parameter | Test Conditions | Typical | Unit |
|--------|------------------------------------------------------------------|---------------------|---------|------|
| Cpd | Power Dissipation Capacitance per Buffer/Driver Outputs enabled | C∟ = 0pF, f = 10Mhz | 35 | pF |
| Cpd | Power Dissipation Capacitance per Buffer/Driver Outputs disabled | | 4 | |

SWITCHING CHARACTERISTICS⁽¹⁾

| | | Vcc = | = 2.7V | Vcc = 3.3 | V ± 0.3V | |
|--------------|----------------------------|-------|--------|-----------|----------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| tPLH | Propagation Delay | — | 5.6 | 1.1 | 4.4 | ns |
| t PHL | xAx to xYx | | | | | |
| tрzн | Output Enable Time | — | 6.9 | 1 | 5.5 | ns |
| tPZL | xOE to xYx | | | | | |
| tPHZ | Output Disable Time | — | 6.8 | 1.8 | 6.3 | ns |
| tPLZ | xOE to xYx | | | | | |
| tsk(o) | Output Skew ⁽²⁾ | — | — | — | 500 | ps |

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to + 85° C.


2. Skew between any two outputs of the same package and switching in the same direction.

DT74LVCH162244A

INDUSTRIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

| Symbol | Vcc ⁽¹⁾ =3.3V±0.3V | Vcc ⁽¹⁾ =2.7V | Vcc ⁽²⁾ =2.5V±0.2V | Unit |
|--------|-------------------------------|--------------------------|-------------------------------|------|
| VLOAD | 6 | 6 | 2 x Vcc | V |
| Vih | 2.7 | 2.7 | Vcc | V |
| Vт | 1.5 | 1.5 | Vcc/2 | V |
| Vlz | 300 | 300 | 150 | mV |
| Vнz | 300 | 300 | 150 | mV |
| CL | 50 | 50 | 30 | рF |



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

 $\mathsf{R} \mathsf{T}$ = Termination resistance: should be equal to $\mathsf{Z} \mathsf{O} \mathsf{U} \mathsf{T}$ of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.

2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION


| Test | Switch |
|-----------------------------------------|--------|
| Open Drain Disable Low Enable Low | Vload |
| Disable High Enable High | GND |
| All Other Tests | Open |




NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.






Pulse Width

IDT74LVCH162244A 3.3V CMOS 16-BIT BUFFER/DRIVER WITH:

ORDERINGINFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>