STWA35N65DM2



N-channel 650 V, 0.093 Ω typ., 32 A MDmesh[™] DM2 Power MOSFET in a TO-247 long leads package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID	Ртот
STWA35N65DM2	650 V	0.110 Ω	32 A	250 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmeshTM DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STWA35N65DM2	35N65DM2	TO-247 long leads	Tube

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 long leads package information	9
5	Revisio	n history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{GS}	Gate-source voltage	±25	V	
la la	Drain current (continuous) at T _{case} = 25 °C	32	А	
lo	Drain current (continuous) at T _{case} = 100 °C	20	A	
IDM ⁽¹⁾	Drain current (pulsed)	90	А	
Ртот	Total dissipation at T _{case} = 25 °C	250	W	
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns	
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/115	
T _{stg}	Storage temperature range	-55 to 150	°C	
Tj	Operating junction temperature range	-55 10 150	Ĵ	

Notes:

 $^{(1)}\mbox{Pulse}$ width is limited by safe operating area.

 $^{(2)}I_{SD} \leq 32$ A, di/dt=900 A/µs, V_Ds peak < V(BR)DSS, V_DD = 80% V(BR)DSS $^{(3)}V_{DS} \leq 520$ V

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R _{thj} -case	Thermal resistance junction-case	0.5	0 0 / M	
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W	

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or non-repetitive	4	А
Eas ⁽¹⁾	Single pulse avalanche energy	1150	mJ

Notes:

 $^{(1)}Starting \; T_{j}$ = 25 °C, I_{D} = $I_{AR}, \; V_{DD}$ = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	650			V
	Zoro goto voltago drain	$V_{GS} = 0 V, V_{DS} = 650 V$			1	
I _{DSS} Zero gate voltage drain current	0 0	$V_{GS} = 0 V, V_{DS} = 650 V,$ $T_{case} = 125 \ ^{\circ}C^{(1)}$			100	μA
Igss	Gate-body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 25 V$			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 16 \text{ A}$		0.093	0.110	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	2540	-	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	115	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2.5	-	P
Coss eq. ⁽¹⁾	Equivalent output capacitance $V_{DS} = 0$ to 520 V, $V_{GS} = 0$ V		-	204	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4.2	-	Ω
Qg	Total gate charge $V_{DD} = 520 \text{ V}, \text{ I}_{D} = 32 \text{ A}, \text{ V}_{GS} = 0$		-	56.3	-	
Qgs	Gate-source charge to 10 V (see <i>Figure 15: "Test</i>		-	12.7	-	nC
Q _{gd}	Gate-drain charge	circuit for gate charge behavior")	-	27.6	-	

Table 6: Dynamic

Notes:

 $^{(1)}C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
td(on)	Turn-on delay time	$V_{DD} = 325 V, I_D = 16 A,$	-	23.4	-		
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	23	-		
$t_{d(off)}$	Turn-off delay time	resistive load switching times"	-	72	-	ns	
tr	Fall time	and Figure 19: "Switching time waveform")	-	10.4	-		

Table	7:	Switching	times



Electrical characteristics


Table 8: Source-drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Isd	Source-drain current		-		32	А	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		90	А	
V _{SD} ⁽²⁾	Forward on voltage	$V_{GS}=0~V,~I_{SD}=32~A$	-		1.6	V	
trr	Reverse recovery time	I _{SD} = 32 A, di/dt = 100 A/μs,	-	100		ns	
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load	-	0.42		μC	
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	8.4		А	
trr	Reverse recovery time	I _{SD} = 32 A, di/dt = 100 A/µs,	-	205		ns	
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{i} = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	1.8		μC	
IRRM	Reverse recovery current	inductive load switching and diode recovery times")	-	17.6		А	


Notes:


 $^{(1)}\mbox{Pulse}$ width is limited by safe operating area.

 $^{(2)}\text{Pulse test: pulse duration}$ = 300 $\mu\text{s},$ duty cycle 1.5%










DocID030875 Rev 2





STWA35N65DM2

57

Electrical characteristics










DocID030875 Rev 2

3 Test circuits







DocID030875 Rev 2



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-247 long leads package information




Figure 20: TO-247 long leads package outline



Package information

STWA35N65DM2

Table 9: TO-247 long leads package mechanical data					
Dim		mm			
Dim.	Min.	Тур.	Max.		
А	4.90	5.00	5.10		
A1	2.31	2.41	2.51		
A2	1.90	2.00	2.10		
b	1.16		1.26		
b2			3.25		
b3			2.25		
С	0.59		0.66		
D	20.90	21.00	21.10		
E	15.70	15.80	15.90		
E2	4.90	5.00	5.10		
E3	2.40	2.50	2.60		
е	5.34	5.44	5.54		
L	19.80	19.92	20.10		
L1			4.30		
Р	3.50	3.60	3.70		
Q	5.60		6.00		
S	6.05	6.15	6.25		



5 Revision history

Date	Revision	Changes
21-Jul-2017	1	Initial release
06-Dec-2017	2	Document status changed from preliminary to production data. Updated <i>Table 2: "Absolute maximum ratings"</i> and <i>Table 8: "Source- drain diode".</i> Updated <i>Section 2.1: "Electrical characteristics (curves)".</i> Updated <i>Figure 2: "Safe operating area".</i> Minor text changes.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

