Vishay Siliconix

Dual N-Channel 40 V (D-S) MOSFETs



PRODUCT SUMMARY				
	CHANNEL-1	CHANNEL-2		
V _{DS} (V)	40	40		
$R_{DS(on)}$ max. (Ω) at V_{GS} = 10 V	0.00805	0.00841		
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.01225	0.01330		
Q _g typ. (nC)	6.9	6.5		
I _D (A)	48 ^a	47 ^a		
Configuration	Dual			

FEATURES


- TrenchFET® Gen IV power MOSFETs
- Integrated MOSFET half-bridge power stage
- 100 % R_q and UIS tested
- Optimized Q_{gs}/Q_{gs} ratio improves switching
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



COMPLIANT HALOGEN **FREE**

APPLICATIONS

- · Synchronous buck converter
- Telecom DC/DC
- POL
- · Motor drive control



ORDERING INFORMATION	
Package	PowerPAIR 3 x 3S
Lead (Pb)-free and halogen-free	SiZ240DT-T1-GE3

ABSOLUTE MAXIMUM RATINGS (T	$_{A}$ = 25 °C, unless	s otherwise n	oted)		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		V_{DS}	40	40	W
Gate-source voltage		V_{GS}	+20, -16	+20, -16	V
	T _C = 25 °C		48 ^a	47 ^a	
O	T _C = 70 °C	1	38	37	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	- I _D	17.2 b, c	16.9 ^{b, c}	
	T _A = 70 °C		13.8 ^{b, c}	13.5 ^{b, c}	^
Pulsed drain current (100 µs pulse width)		I _{DM}	100	100	Α
	T _C = 25 °C	I _S	27	27	
Continuous source drain diode current	T _A = 25 °C		3.6 b, c	3.6 ^{b, c}	
Single pulse avalanche current	ngle pulse avalanche current		15	15	
Single pulse avalanche energy	L = 0.1 mH	E _{AS}	11	11	mJ
	T _C = 25 °C		33	33	
Maximum naviar dissination	T _C = 70 °C	_	21	21	۱۸/
Maximum power dissipation	T _A = 25 °C	P _D	4.3 b, c	4.3 ^{b, c}	W
	T _A = 70 °C	1	2.8 b, c	2.8 b, c	
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150		°C
Soldering recommendations (peak temperature)	i		260		

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
PANAMETER		STWIBOL		MAX.	TYP.	MAX.	ONII
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	23	29	23	29	°C/W
Maximum junction-to-case (drain)	Steady state	R_{thJC}	3	3.8	3	3.8	C/VV

Notes

- a. T_C = 25 °C b. Surface mounted on 1" x 1" FR4 board
- See solder profile (www.vishay.com/doc?73257). The PowerPAIR 3 x 3S is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

 Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

 Maximum under steady state conditions is 64 °C/W for channel-1 and 64 °C/W for channel-2



www.vishay.com

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT			
Static						l			
During and householder of the co	.,,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	40	-	-	.,		
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	40	-	-	V		
V T		I _D = 250 μA	Ch-1	-	22	-			
V _{DS} Temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2	-	21	-			
V Transcrib or coefficient	A) / /T	I _D = 250 μA	Ch-1	-	-5.1	-	mV/°C		
V _{GS(th)} Temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2	-	-5.1	-	1_		
Onto the sale and scales are	.,	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.1	-	2.4	.,		
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-2	1.1	-	2.4	V		
		$V_{DS} = 0 \text{ V}, V_{GS} = +20 \text{ V}, -16 \text{ V}$	Ch-1	-	-	± 100			
Gate source leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = +20 V, -16 V	Ch-2	-	-	± 100	nA		
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1	-	-	1			
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2	-	=	1	1.		
Zero gate voltage drain current	I _{DSS}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-1	-	-	5	μA		
	-	V _{DS} = 40 V, V _{GS} = 0 V, T _J = 55 °C	Ch-2	-	-	5	†		
		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	10	-	-			
On-state drain current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	10	-	-	A		
Drain-source on-state resistance b	R _{DS(on)}	V _{GS} = 10 V, I _D = 10 A	Ch-1	_	0.00671	0.00805			
		V _{GS} = 10 V, I _D = 10 A	Ch-2	_	0.00701	0.00841	Ω		
		V _{GS} = 4.5 V, I _D = 7 A	Ch-1	_	0.00941	0.01225			
		$V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$	Ch-2	_	0.01007	0.01330	†		
	9fs	V _{DS} = 10 V, I _D = 10 A	Ch-1	-	39	_	_		
Forward transconductance b		V _{DS} = 10 V, I _D = 10 A	Ch-2	-	55	-	S		
Dynamic ^a									
land and the same	6		Ch-1	-	1180	-			
Input capacitance	C _{iss}		Ch-2	-	1070	-			
O. t t : t		Channel-1	Ch-1	_	230	-			
Output capacitance	C _{oss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ Channel-2		-	170	-	pF		
				-	15	-			
Reverse transfer capacitance	C_{rss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2	-	20	-	1		
0 (0):			Ch-1	-	0.0130	0.0260			
C _{rss} /C _{iss} ratio			Ch-2	-	0.0190	0.0380			
		$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	15.2	23			
		V _{DS} = 20 V, V _{GS} = 10 V, I _D = 10 A	Ch-2	-	14.2	22	†		
Total gate charge	Qg	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-1	-	6.9	11	1		
	-	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	_	6.5	10	†		
Gate-source charge	Q _{gs}	Channel-1	Ch-1	-	4.2	-			
		$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	3.9	-	nC		
	 _ 	Channel-2	Ch-1	-	1	-	1		
Gate-drain charge	Q_{gd}	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	_	1	-	1		
	+		Ch-1	_	8.3	-	1		
Output charge	Q_{oss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$		_	9.5	-	1		
	<u> </u>		Ch-2 Ch-1	0.46	2.3	4.6	<u> </u>		
Gate resistance	R_g	f = 1 MHz	Ch-2	0.46	2.3	4.6	Ω		



www.vishay.com

Vishay Siliconix


PARAMETER	RAMETER SYMBOL TEST CONDITIONS			MIN.	TYP.	MAX.	UNIT
Dynamic ^a							
Turn-on delay time	+		Ch-1	-	15	30	
Turn-orr delay time	t _{d(on)}	Channel-1	Ch-2	-	11	20	
Rise time	+	$V_{DD} = 20 \text{ V}, R_L = 4 \Omega$	Ch-1	-	6	12]
nise time	t _r	$I_D \cong 5 \text{ A, V}_{GEN} = 10 \text{ V, R}_g = 1 \Omega$	Ch-2	-	5	10	
Turn-off delay time	t ,, ,,,	Channel-2	Ch-1	-	25	50	
rum-on delay time	t _{d(off)}	$V_{DD} = 20 \text{ V}, R_L = 4 \Omega$	Ch-2	-	23	45	
Fall time	t _f	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1	-	5	10	
r an time	чf		Ch-2	-	5	10	ne
Turn-on delay time	+		Ch-1	-	25	50	ns
Turn-on delay time	t _{d(on)}	Channel-1	Ch-2	-	22	44	
Ding time	+	$V_{DD} = 20 \text{ V}, R_L = 4 \Omega$	Ch-1	-	55	110	
Rise time	t _r	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2	-	45	90	
Turn off doloy time	t _{d(off)}	Channel-2	Ch-1	-	25	50	
Turn-off delay time		$V_{DD} = 20 \text{ V}, R_L = 4 \Omega$	Ch-2	-	23	46	
Fall time		$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		-	8	16]
raii time	t _f		Ch-2	-	10	20	
Drain-Source Body Diode Characteri	stics						
Continuous source-drain diode current	Is	T _C = 25 °C	Ch-1	-	-	27	
Continuous source-drain diode current	IS	1C = 23 C	Ch-2	-	-	27	Α
Pulse diode forward current (t = 100 μs)	la		Ch-1	-	-	100	_ ^
Pulse diode forward current (t = 100 μs)	I _{SM}		Ch-2	-	-	100	
Body diode voltage	V_{SD}	$I_S = 5 A, V_{GS} = 0 V$	Ch-1	-	0.8	1.2	V
Body diode voltage	V _{SD}	$I_{S} = 5 A, V_{GS} = 0 V$	Ch-2	-	0.8	1.2	T *
Body diode reverse recovery time	+		Ch-1	-	19	38	ns
Body diode reverse recovery time	t _{rr}	Channel-1	Ch-2	-	18	36	115
Pady diada rayaraa ragayary aharga	0	$I_F = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	Ch-1	-	10	20	nC
Body diode reverse recovery charge	Q _{rr}	$T_J = 25 ^{\circ}C$	Ch-2	-	8	16	
Poverse recovery fall time		Channel-2	Ch-1	-	9.5	-	
Reverse recovery fall time	t _a	$I_F = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	Ch-2	-	9	-	no
Poverse recovery rice time	+.	$T_J = 25 ^{\circ}C$	Ch-1	-	9.5	-	ns
Reverse recovery rise time	t _b		Ch-2	-	8.5	-	

Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient


Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified

Vishay Siliconix

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient





Safe Operating Area, Junction-to-Ambient

Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified








Power, Junction-to-Case


Note

a. The power dissipation P_D is based on T_J max. = 25 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?77182.

Vishay Siliconix

PowerPAIR® 3.3 x 3.3 Case Outline




DIM	MILLIMETERS			INCHES					
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
Α	0.70	0.75	0.80	0.028	0.030	0.031			
A1	0.00	-	0.05	0.000	=	0.002			
b	0.35	0.40	0.45	0.014	0.016	0.018			
b1	0.20	0.25	0.38	0.008	0.010	0.015			
С	0.18	0.20	0.23	0.007	0.008	0.009			
D	3.20	3.30	3.40	0.126	0.130	0.134			
D1	0.86	0.91	0.96	0.034	0.036	0.038			
D2	0.79	0.84	0.89	0.031	0.033	0.035			
E	3.20	3.30	3.40	0.126	0.130	0.134			
E1	2.65	2.70	2.75	0.104	0.106	0.108			
е		0.65 BSC			0.026 BSC				
K		0.25 ref.			0.010 ref.				
K1		0.35 ref.			0.014 ref.				
K2	0.32 ref.			0.013 ref.					
K3		0.30 ref.			0.012 ref.				
1	0.27	0.32	0.37	0.011	0.013	0.015			


Notes

- (1) Use millimeters as the primary measurement
- (2) Dimensioning and tolerances conform to ASME Y14.5M 1994
- (3) N is the number of terminals; Nd is the number of terminals in X-direction; Ne is the number of terminals in Y-direction
- (4) Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
- (5) The pin # 1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
- (6) Exact shape and size of this features is optional
- (7) Package warpage max. 0.08 mm
- (8) Applied only for terminals



Recommended Land Pattern for PowerPAIR® 3 x 3S BWL







Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.