# Features

- High-performance, Low-power 8/16-bit Atmel<sup>®</sup> AVR<sup>®</sup> XMEGA<sup>™</sup> Microcontroller
- Non-volatile Program and Data Memories
  - 64 KB 256 KB of In-System Self-Programmable Flash
  - 4 KB 8 KB Boot Code Section with Independent Lock Bits
  - 2 KB 4 KB EEPROM
  - 4 KB 16 KB Internal SRAM
- Peripheral Features
  - Four-channel DMA Controller with support for external requests
  - Eight-channel Event System
  - Seven 16-bit Timer/Counters
    - Four Timer/Counters with 4 Output Compare or Input Capture channels Three Timer/Counters with 2 Output Compare or Input Capture channels High Resolution Extensions on all Timer/Counters
    - Advanced Waveform Extension on one Timer/Counter
  - Seven USARTs
    - IrDA Extension on 1 USART
  - AES and DES Crypto Engine
  - Two Two-wire Interfaces with dual address match (I<sup>2</sup>C and SMBus compatible)
  - Three SPI (Serial Peripheral Interfaces)
  - 16-bit Real Time Counter with Separate Oscillator
  - Two Eight-channel, 12-bit, 2 Msps Analog to Digital Converters
  - One Two-channel, 12-bit, 1 Msps Digital to Analog Converter
  - Four Analog Comparators with Window compare function
  - External Interrupts on all General Purpose I/O pins
  - Programmable Watchdog Timer with Separate On-chip Ultra Low Power Oscillator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal and External Clock Options with PLL
  - Programmable Multi-level Interrupt Controller
  - Sleep Modes: Idle, Power-down, Standby, Power-save, Extended Standby
  - Advanced Programming, Test and Debugging Interfaces JTAG (IEEE 1149.1 Compliant) Interface for test, debug and programming

PDI (Program and Debug Interface) for programming, test and debugging

- I/O and Packages
  - 50 Programmable I/O Lines
  - 64-lead TQFP
  - 64-pad QFN
- Operating Voltage
  - 1.6 3.6V
- Speed performance
  - 0 12 MHz @ 1.6 3.6V
  - 0 32 MHz @ 2.7 3.6V

# Typical Applications

Industrial control

 Building control Board control

White Goods

- Factory automation


Climate control

Metering

Power tools

- Optical
- Medical Applications

· Hand-held battery applications







ATxmega256A3 ATxmega192A3 ATxmega128A3 ATxmega64A3

Not recommended for new designs - Use XMEGA A3U series



ZigBee

#### Motor control Networking

• HVAC

8068U-AVR-06/2013

#### **Ordering Information** 1.

Ordering Code	Flash	E <sup>2</sup>	SRAM	Speed (MHz)	Power Supply	Package <sup>(1)(2)(3)</sup>	Temp
ATxmega256A3-AU	256 KB + 8 KB	4 KB	16 KB	32	1.6 - 3.6V		
ATxmega192A3-AU	192 KB + 8 KB	2 KB	16 KB	32	1.6 - 3.6V	64A	4000 0500
ATxmega128A3-AU	128 KB + 8 KB	2 KB	8 KB	32	1.6 - 3.6V		
ATxmega64A3-AU	64 KB + 4 KB	2 KB	4 KB	32	1.6 - 3.6V		
ATxmega256A3-MH	256 KB + 8 KB	4 KB	16 KB	32	1.6 - 3.6V		-40°C - 85°C
ATxmega192A3-MH	192 KB + 8 KB	2 KB	16 KB	32	1.6 - 3.6V	64M2	
ATxmega128A3-MH	128 KB + 8 KB	2 KB	8 KB	32	1.6 - 3.6V		
ATxmega64A3-MH	64 KB + 4 KB	2 KB	4 KB	32	1.6 - 3.6V	1	

Notes:

1.


This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green. For packaging information, see "Packaging information" on page 61. 2. 3.

Package Type					
64A	64-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)				
64M2	64-Pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm, 7.65 mm Exposed Pad, Quad Flat No-Lead Package (QFN)				



## 2. Pinout/Block Diagram

Figure 2-1. Block diagram and pinout.



Notes: 1. For full details on pinout and alternate pin functions refer to "Pinout and Pin Functions" on page 49.
 2. The large center pad underneath the QFN/MLF package should be soldered to ground on the board to ensure good mechanical stability.



## 3. Overview

The Atmel<sup>®</sup> AVR<sup>®</sup> XMEGA<sup>™</sup> A3 is a family of low power, high performance and peripheral rich CMOS 8/16-bit microcontrollers based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the XMEGA A3 achieves throughputs approaching 1 Million Instructions Per Second (MIPS) per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR CPU combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers.

The XMEGA A3 devices provide the following features: In-System Programmable Flash with Read-While-Write capabilities, Internal EEPROM and SRAM, four-channel DMA Controller, eight-channel Event System, Programmable Multi-level Interrupt Controller, 50 general purpose I/O lines, 16-bit Real Time Counter (RTC), seven flexible 16-bit Timer/Counters with compare modes and PWM, seven USARTs, two Two Wire Serial Interfaces (TWIs), three Serial Peripheral Interfaces (SPIs), AES and DES crypto engine, two 8-channel 12-bit ADCs with optional differential input with programmable gain, one 2-channel 12-bit DACs, four analog comparators with window mode, programmable Watchdog Timer with separate Internal Oscillator, accurate internal oscillators with PLL and prescaler and programmable Brown-Out Detection.

The Program and Debug Interface (PDI), a fast 2-pin interface for programming and debugging, is available. The devices also have an IEEE std. 1149.1 compliant JTAG test interface, and this can also be used for On-chip Debug and programming.


The XMEGA A3 devices have five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, DMA Controller, Event System, Interrupt Controller and all peripherals to continue functioning. The Power-down mode saves the SRAM and register contents but stops the oscillators, disabling all other functions until the next TWI or pin-change interrupt, or Reset. In Power-save mode, the asynchronous Real Time Counter continues to run, allowing the application to maintain a timer base while the rest of the device is sleeping. In Standby mode, the Crystal/Resonator Oscillator is kept running while the rest of the device is sleeping. This allows very fast start-up from external crystal combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run. To further reduce power consumption, the peripheral clock for each individual peripheral can optionally be stopped in Active mode and Idle sleep mode.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The program Flash memory can be reprogrammed in-system through the PDI or JTAG. A Bootloader running in the device can use any interface to download the application program to the Flash memory. The Bootloader software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8/16-bit RISC CPU with In-System Self-Programmable Flash, the Atmel XMEGA A3 is a powerful microcontroller family that provides a highly flexible and cost effective solution for many embedded applications.

The XMEGA A3 devices are supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.



## 3.1 Block Diagram





Not recommended for new designs -Use XMEGA A3U series

## 4. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

## 4.1 Recommended reading

- XMEGA Manual
- XMEGA Application Notes

This device data sheet only contains part specific information and a short description of each peripheral and module. The XMEGA Manual describes the modules and peripherals in depth. The XMEGA application notes contain example code and show applied use of the modules and peripherals.

The XMEGA Manual and Application Notes are available from http://www.atmel.com/avr.

## 5. Disclaimer

For devices that are not available yet, typical values contained in this datasheet are based on simulations and characterization of other AVR XMEGA microcontrollers manufactured on the same process technology. Min. and Max values will be available after the device is characterized.



## 6. AVR CPU


## 6.1 Features

- 8/16-bit high performance AVR RISC Architecture
  - 138 instructions
  - Hardware multiplier
- 32x8-bit registers directly connected to the ALU
- Stack in RAM
- Stack Pointer accessible in I/O memory space
- Direct addressing of up to 16M bytes of program and data memory
- True 16/24-bit access to 16/24-bit I/O registers
- Support for 8-, 16- and 32-bit Arithmetic
- Configuration Change Protection of system critical features

#### 6.2 Overview

The XMEGA A3 uses an 8/16-bit AVR CPU. The main function of the AVR CPU is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations and control peripherals. Interrupt handling is described in a separate section. Figure 6-1 on page 7 shows the CPU block diagram.





The AVR uses a Harvard architecture - with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory.



This concept enables instructions to be executed in every clock cycle. The program memory is In-System Re-programmable Flash memory.

### 6.3 Register File

The fast-access Register File contains  $32 \times 8$ -bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File - in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash program memory.

#### 6.4 ALU - Arithmetic Logic Unit

The high performance Arithmetic Logic Unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. After an arithmetic or logic operation, the Status Register is updated to reflect information about the result of the operation.

The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Both 8- and 16-bit arithmetic is supported, and the instruction set allows for easy implementation of 32-bit arithmetic. The ALU also provides a powerful multiplier supporting both signed and unsigned multiplication and fractional format.

#### 6.5 Program Flow

When the device is powered on, the CPU starts to execute instructions from the lowest address in the Flash Program Memory '0'. The Program Counter (PC) addresses the next instruction to be fetched. After a reset, the PC is set to location '0'.

Program flow is provided by conditional and unconditional jump and call instructions, capable of addressing the whole address space directly. Most AVR instructions use a 16-bit word format, while a limited number uses a 32-bit format.

During interrupts and subroutine calls, the return address PC is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. After reset the Stack Pointer (SP) points to the highest address in the internal SRAM. The SP is read/write accessible in the I/O memory space, enabling easy implementation of multiple stacks or stack areas. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR CPU.



## 7. Memories

## 7.1 Features

- Flash Program Memory
  - One linear address space
  - In-System Programmable
  - Self-Programming and Bootloader support
  - Application Section for application code
  - Application Table Section for application code or data storage
  - Boot Section for application code or bootloader code
  - Separate lock bits and protection for all sections
  - Built in fast CRC check of a selectable flash program memory section
- Data Memory
  - One linear address space
  - Single cycle access from CPU
  - SRAM
  - EEPROM
    - Byte and page accessible
    - Optional memory mapping for direct load and store
  - I/O Memory
    - Configuration and Status registers for all peripherals and modules
    - 16 bit-accessible General Purpose Register for global variables or flags
  - Bus arbitration
    - Safe and deterministic handling of CPU and DMA Controller priority
  - Separate buses for SRAM, EEPROM, I/O Memory and External Memory access Simultaneous bus access for CPU and DMA Controller
- Production Signature Row Memory for factory programmed data
  - Device ID for each microcontroller device type
  - Serial number for each device
  - Oscillator calibration bytes
  - ADC, DAC and temperature sensor calibration data
- User Signature Row
  - One flash page in size Can be read and written from software Content is kept after chip erase

## 7.2 Overview

The AVR architecture has two main memory spaces, the Program Memory and the Data Memory. In addition, the XMEGA A3 features an EEPROM Memory for non-volatile data storage. All three memory spaces are linear and require no paging. The available memory size configurations are shown in "Ordering Information" on page 2. In addition each device has a Flash memory signature row for calibration data, device identification, serial number etc.

Non-volatile memory spaces can be locked for further write or read/write operations. This prevents unrestricted access to the application software.



## 7.3 In-System Programmable Flash Program Memory

The XMEGA A3 devices contains On-chip In-System Programmable Flash memory for program storage, see Figure 7-1 on page 10. Since all AVR instructions are 16- or 32-bits wide, each Flash address location is 16 bits.

The Program Flash memory space is divided into Application and Boot sections. Both sections have dedicated Lock Bits for setting restrictions on write or read/write operations. The Store Program Memory (SPM) instruction must reside in the Boot Section when used to write to the Flash memory.

A third section inside the Application section is referred to as the Application Table section which has separate Lock bits for storage of write or read/write protection. The Application Table section can be used for storing non-volatile data or application software.

#### Figure 7-1. Flash Program Memory (Hexadecimal address)

V	Vord	d Address	S				
						0	Application Section (256 KB/192 KB/128 KB/64 KB)
1EFFF	/	16FFF	/	EFFF	/	77FF	
1F000	/	17000	/	F000	/	7800	Application Table Section
1FFFF	/	17FFF	/	FFFF	/	7FFF	(8 KB/8 KB/8 KB/4 KB)
20000	/	18000	/	10000	/	8000	Boot Section
20FFF	/	18FFF	/	10FFF	/	87FF	(8 KB/8 KB/8 KB/4 KB)

The Application Table Section and Boot Section can also be used for general application software.



## 7.4 Data Memory

The Data Memory consist of the I/O Memory, EEPROM and SRAM memories, all within one linear address space, see Figure 7-2 on page 11. To simplify development, the memory map for all devices in the family is identical and with empty, reserved memory space for smaller devices.

Figure 7-2. Data Memory Map (Hexadecimal address)

Byte Address	ATxmega192A3	Byte Address	ATxmega128A3	Byte Address	ATxmega64A3
0	I/O Registers	0	I/O Registers	0	I/O Registers
FFF	(4 KB)	FFF	(4 KB)	FFF	(4 KB)
1000	EEPROM	1000	EEPROM	1000	EEPROM
17FF	(2 KB)	17FF	(2 KB)	17FF	(2 KB)
	RESERVED		RESERVED		RESERVED
2000	Internal SRAM	2000	Internal SRAM	2000	Internal SRAM
5FFF	(16 KB)	3FFF	(8 KB)	2FFF	(4 KB)

Byte Address	ATxmega256A3
0	I/O Registers
FFF	(4 KB)
1000	
	EEPROM (4 KB)
1FFF	(1112)
2000	Internal SRAM
5FFF	(16 KB)



#### 7.4.1 I/O Memory

All peripherals and modules are addressable through I/O memory locations in the data memory space. All I/O memory locations can be accessed by the Load (LD/LDS/LDD) and Store (ST/STS/STD) instructions, transferring data between the 32 general purpose registers in the CPU and the I/O Memory.

The IN and OUT instructions can address I/O memory locations in the range 0x00 - 0x3F directly.

I/O registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. The value of single bits can be checked by using the SBIS and SBIC instructions on these registers.

The I/O memory address for all peripherals and modules in XMEGA A3 is shown in the "Peripheral Module Address Map" on page 56.

#### 7.4.2 SRAM Data Memory

The XMEGA A3 devices have internal SRAM memory for data storage.

#### 7.4.3 EEPROM Data Memory

The XMEGA A3 devices have internal EEPROM memory for non-volatile data storage. It is addressable either in a separate data space or it can be memory mapped into the normal data memory space. The EEPROM memory supports both byte and page access.



## 7.5 Production Signature Row

The Production Signature Row is a separate memory section for factory programmed data. It contains calibration data for functions such as oscillators and analog modules.

The production signature row also contains a device ID that identify each microcontroller device type, and a serial number that is unique for each manufactured device. The device ID for the available XMEGA A3 devices is shown in Table 7-1 on page 13. The serial number consist of the production LOT number, wafer number, and wafer coordinates for the device.

The production signature row can not be written or erased, but it can be read from both application software and external programming.

Device		Device ID bytes				
	Byte 2	Byte 1	Byte 0			
ATxmega64A3	42	96	1E			
ATxmega128A3	42	97	1E			
ATxmega192A3	44	97	1E			
ATxmega256A3	42	98	1E			

 Table 7-1.
 Device ID bytes for XMEGA A3 devices.

## 7.6 User Signature Row

The User Signature Row is a separate memory section that is fully accessible (read and write) from application software and external programming. The user signature row is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial numbers or identification numbers, random number seeds etc. This section is not erased by Chip Erase commands that erase the Flash, and requires a dedicated erase command. This ensures parameter storage during multiple program/erase session and on-chip debug sessions.



## 7.7 Flash and EEPROM Page Size

The Flash Program Memory and EEPROM data memory are organized in pages. The pages are word accessible for the Flash and byte accessible for the EEPROM.

Table 7-2 on page 14 shows the Flash Program Memory organization. Flash write and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash access the Z-pointer (Z[m:n]) is used for addressing. The most significant bits in the address (FPAGE) gives the page number and the least significant address bits (FWORD) gives the word in the page.

Devices	Flash	Page Size	FWORD	FPAGE	Application		Boot	
	Size	(words)			Size	No of Pages	Size	No of Pages
ATxmega64A3	64 KB + 4 KB	128	Z[7:1]	Z[16:8]	64K	256	4 KB	16
ATxmega128A3	128 KB + 8 KB	256	Z[8:1]	Z[17:9]	128K	256	8 KB	16
ATxmega192A3	192 KB + 8 KB	256	Z[8:1]	Z[18:9]	192K	384	8 KB	16
ATxmega256A3	256 KB + 8 KB	256	Z[8:1]	Z[18:9]	256K	512	8 KB	16

 Table 7-2.
 Number of words and Pages in the Flash.

Table 7-3 on page 14 shows EEPROM memory organization for the XMEGA A3 devices. EEE-PROM write and erase operations can be performed one page or one byte at a time, while reading the EEPROM is done one byte at a time. For EEPROM access the NVM Address Register (ADDR[m:n]) is used for addressing. The most significant bits in the address (E2PAGE) gives the page number and the least significant address bits (E2BYTE) gives the byte in the page.

Devices	EEPROM	Page Size	E2BYTE	E2PAGE	No of Pages
	Size	(Bytes)			
ATxmega64A3	2 KB	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega128A3	2 KB	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega192A3	2 KB	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega256A3	4 KB	32	ADDR[4:0]	ADDR[11:5]	128

 Table 7-3.
 Number of bytes and Pages in the EEPROM.



# 8. DMAC - Direct Memory Access Controller

## 8.1 Features

- Allows High-speed data transfer
  - From memory to peripheral
  - From memory to memory
  - From peripheral to memory
  - From peripheral to peripheral
- 4 Channels
- From 1 byte and up to 16 M bytes transfers in a single transaction
- Multiple addressing modes for source and destination address
  - Increment
  - Decrement
  - Static
- 1, 2, 4, or 8 bytes Burst Transfers
- Programmable priority between channels

### 8.2 Overview

The XMEGA A3 has a Direct Memory Access (DMA) Controller to move data between memories and peripherals in the data space. The DMA controller uses the same data bus as the CPU to transfer data.

It has 4 channels that can be configured independently. Each DMA channel can perform data transfers in blocks of configurable size from 1 to 64K bytes. A repeat counter can be used to repeat each block transfer for single transactions up to 16M bytes. Each DMA channel can be configured to access the source and destination memory address with incrementing, decrementing or static addressing. The addressing is independent for source and destination address. When the transaction is complete the original source and destination address can automatically be reloaded to be ready for the next transaction.

The DMAC can access all the peripherals through their I/O memory registers, and the DMA may be used for automatic transfer of data to/from communication modules, as well as automatic data retrieval from ADC conversions, data transfer to DAC conversions, or data transfer to or from port pins. A wide range of transfer triggers is available from the peripherals, Event System and software. Each DMA channel has different transfer triggers.

To allow for continuous transfers, two channels can be interlinked so that the second takes over the transfer when the first is finished and vice versa.

The DMA controller can read from memory mapped EEPROM, but it cannot write to the EEPROM or access the Flash.



## 9. Event System

## 9.1 Features

- · Inter-peripheral communication and signalling with minimum latency
- CPU and DMA independent operation
- · 8 Event Channels allows for up to 8 signals to be routed at the same time
- Events can be generated by
  - Timer/Counters (TCxn)
  - Real Time Counter (RTC)
  - Analog to Digital Converters (ADCx)
  - Analog Comparators (ACx)
  - Ports (PORTx)
  - System Clock (Clk<sub>SYS</sub>)
  - Software (CPU)
- · Events can be used by
  - Timer/Counters (TCxn)
  - Analog to Digital Converters (ADCx)
  - Digital to Analog Converters (DACx)
  - Ports (PORTx)
  - DMA Controller (DMAC)
  - IR Communication Module (IRCOM)
- · The same event can be used by multiple peripherals for synchronized timing
- Advanced Features
  - Manual Event Generation from software (CPU)
  - Quadrature Decoding
  - Digital Filtering
- · Functions in Active and Idle mode

#### 9.2 Overview


The Event System is a set of features for inter-peripheral communication. It enables the possibility for a change of state in one peripheral to automatically trigger actions in one or more peripherals. What changes in a peripheral that will trigger actions in other peripherals are configurable by software. It is a simple, but powerful system as it allows for autonomous control of peripherals without any use of interrupts, CPU or DMA resources.


The indication of a change in a peripheral is referred to as an event, and is usually the same as the interrupt conditions for that peripheral. Events are passed between peripherals using a dedicated routing network called the Event Routing Network. Figure 9-1 on page 17 shows a basic block diagram of the Event System with the Event Routing Network and the peripherals to which it is connected. This highly flexible system can be used for simple routing of signals, pin functions or for sequencing of events.

The maximum latency is two CPU clock cycles from when an event is generated in one peripheral, until the actions are triggered in one or more other peripherals.

The Event System is functional in both Active and Idle modes.







The Event Routing Network can directly connect together ADCs, DACs, Analog Comparators (ACx), I/O ports (PORTx), the Real-time Counter (RTC), Timer/Counters (T/C) and the IR Communication Module (IRCOM). Events can also be generated from software (CPU).

All events from all peripherals are always routed into the Event Routing Network. This consist of eight multiplexers where each can be configured in software to select which event to be routed into that event channel. All eight event channels are connected to the peripherals that can use events, and each of these peripherals can be configured to use events from one or more event channels to automatically trigger a software selectable action.



# 10. System Clock and Clock options

## 10.1 Features

- Fast start-up time
- Safe run-time clock switching
- Internal Oscillators:
  - 32 MHz run-time calibrated RC oscillator
  - 2 MHz run-time calibrated RC oscillator
  - 32.768 kHz calibrated RC oscillator
  - 32 kHz Ultra Low Power (ULP) oscillator
- External clock options
  - 0.4 16 MHz Crystal Oscillator
  - 32.768 kHz Crystal Oscillator
  - External clock
- PLL with internal and external clock options with 2 to 31x multiplication
- Clock Prescalers with 2 to 2048x division
- Fast peripheral clock running at 2 and 4 times the CPU clock speed
- Automatic Run-Time Calibration of internal oscillators
- Crystal Oscillator failure detection

### 10.2 Overview


XMEGA A3 has an advanced clock system, supporting a large number of clock sources. It incorporates both integrated oscillators, external crystal oscillators and resonators. A high frequency Phase Locked Loop (PLL) and clock prescalers can be controlled from software to generate a wide range of clock frequencies from the clock source input.


It is possible to switch between clock sources from software during run-time. After reset the device will always start up running from the 2 Mhz internal oscillator.

A calibration feature is available, and can be used for automatic run-time calibration of the internal 2 MHz and 32 MHz oscillators. This reduce frequency drift over voltage and temperature.

A Crystal Oscillator Failure Monitor can be enabled to issue a Non-Maskable Interrupt and switch to internal oscillator if the external oscillator fails. Figure 10-1 on page 19 shows the principal clock system in XMEGA A3.







Each clock source is briefly described in the following sub-sections.

## 10.3 Clock Options

### 10.3.1 32 kHz Ultra Low Power Internal Oscillator

The 32 kHz Ultra Low Power (ULP) Internal Oscillator is a very low power consumption clock source. It is used for the Watchdog Timer, Brown-Out Detection and as an asynchronous clock source for the Real Time Counter. This oscillator cannot be used as the system clock source, and it cannot be directly controlled from software.

#### 10.3.2 32.768 kHz Calibrated Internal Oscillator

The 32.768 kHz Calibrated Internal Oscillator is a high accuracy clock source that can be used as the system clock source or as an asynchronous clock source for the Real Time Counter. It is calibrated during production to provide a default frequency which is close to its nominal frequency.



#### 10.3.3 32.768 kHz Crystal Oscillator

The 32.768 kHz Crystal Oscillator is a low power driver for an external watch crystal. It can be used as system clock source or as asynchronous clock source for the Real Time Counter.

#### 10.3.4 0.4 - 16 MHz Crystal Oscillator

The 0.4 - 16 MHz Crystal Oscillator is a driver intended for driving both external resonators and crystals ranging from 400 kHz to 16 MHz.

#### 10.3.5 2 MHz Run-time Calibrated Internal Oscillator

The 2 MHz Run-time Calibrated Internal Oscillator is a high frequency oscillator. It is calibrated during production to provide a default frequency which is close to its nominal frequency. The oscillator can use the 32.768 kHz Calibrated Internal Oscillator or the 32 kHz Crystal Oscillator as a source for calibrating the frequency run-time to compensate for temperature and voltage drift hereby optimizing the accuracy of the oscillator.

#### 10.3.6 32 MHz Run-time Calibrated Internal Oscillator

The 32 MHz Run-time Calibrated Internal Oscillator is a high frequency oscillator. It is calibrated during production to provide a default frequency which is close to its nominal frequency. The oscillator can use the 32.768 kHz Calibrated Internal Oscillator or the 32 kHz Crystal Oscillator as a source for calibrating the frequency run-time to compensate for temperature and voltage drift hereby optimizing the accuracy of the oscillator.

#### 10.3.7 External Clock input

The external clock input gives the possibility to connect a clock from an external source.

#### 10.3.8 PLL with Multiplication factor 1 - 31x

The PLL provides the possibility of multiplying a frequency by any number from 1 to 31. In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.



## **11. Power Management and Sleep Modes**

## 11.1 Features

- 5 sleep modes
  - Idle
  - Power-down
  - Power-save
  - Standby
  - Extended standby

#### Power Reduction registers to disable clocks to unused peripherals

## 11.2 Overview

The XMEGA A3 provides various sleep modes tailored to reduce power consumption to a minimum. All sleep modes are available and can be entered from Active mode. In Active mode the CPU is executing application code. The application code decides when and which sleep mode to enter. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to Active mode.

In addition, Power Reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen and there is no power consumption from that peripheral. This reduces the power consumption in Active mode and Idle sleep mode.

## 11.3 Sleep Modes

#### 11.3.1 Idle Mode

In Idle mode the CPU and Non-Volatile Memory are stopped, but all peripherals including the Interrupt Controller, Event System and DMA Controller are kept running. Interrupt requests from all enabled interrupts will wake the device.

#### 11.3.2 Power-down Mode

In Power-down mode all system clock sources, and the asynchronous Real Time Counter (RTC) clock source, are stopped. This allows operation of asynchronous modules only. The only interrupts that can wake up the MCU are the Two Wire Interface address match interrupts, and asynchronous port interrupts, e.g pin change.

#### 11.3.3 Power-save Mode

Power-save mode is identical to Power-down, with one exception: If the RTC is enabled, it will keep running during sleep and the device can also wake up from RTC interrupts.

#### 11.3.4 Standby Mode

Standby mode is identical to Power-down with the exception that all enabled system clock sources are kept running, while the CPU, Peripheral and RTC clocks are stopped. This reduces the wake-up time when external crystals or resonators are used.



#### 11.3.5 Extended Standby Mode

Extended Standby mode is identical to Power-save mode with the exception that all enabled system clock sources are kept running while the CPU and Peripheral clocks are stopped. This reduces the wake-up time when external crystals or resonators are used.



## 12. System Control and Reset

## 12.1 Features

- · Multiple reset sources for safe operation and device reset
  - Power-On Reset
  - External Reset
  - Watchdog Reset
    - The Watchdog Timer runs from separate, dedicated oscillator
  - Brown-Out Reset
    - Accurate, programmable Brown-Out levels
  - PDI reset
  - Software reset
- Asynchronous reset
  - No running clock in the device is required for reset
- Reset status register

## 12.2 Resetting the AVR

During reset, all I/O registers are set to their initial values. The SRAM content is not reset. Application execution starts from the Reset Vector. The instruction placed at the Reset Vector should be an Absolute Jump (JMP) instruction to the reset handling routine. By default the Reset Vector address is the lowest Flash program memory address, '0', but it is possible to move the Reset Vector to the first address in the Boot Section.

The I/O ports of the AVR are immediately tri-stated when a reset source goes active. The reset functionality is asynchronous, so no running clock is required to reset the device. After the device is reset, the reset source can be determined by the application by reading the Reset Status Register.

## 12.3 Reset Sources

### 12.3.1 Power-On Reset

The MCU is reset when the supply voltage VCC is below the Power-on Reset threshold voltage.

### 12.3.2 External Reset

The MCU is reset when a low level is present on the RESET pin.

#### 12.3.3 Watchdog Reset

The MCU is reset when the Watchdog Timer period expires and the Watchdog Reset is enabled. The Watchdog Timer runs from a dedicated oscillator independent of the System Clock. For more details see "WDT - Watchdog Timer" on page 24.

#### 12.3.4 Brown-Out Reset

The MCU is reset when the supply voltage VCC is below the Brown-Out Reset threshold voltage and the Brown-out Detector is enabled. The Brown-out threshold voltage is programmable.

#### 12.3.5 PDI reset

The MCU can be reset through the Program and Debug Interface (PDI).



#### 12.3.6 Software reset

The MCU can be reset by the CPU writing to a special I/O register through a timed sequence.

## 13. WDT - Watchdog Timer

#### 13.1 Features

- 11 selectable timeout periods, from 8 ms to 8s.
- Two operation modes
  - Standard mode
  - Window mode
- Runs from the 1 kHz output of the 32 kHz Ultra Low Power oscillator
- · Configuration lock to prevent unwanted changes

### 13.2 Overview

The XMEGA A3 has a Watchdog Timer (WDT). The WDT will run continuously when turned on and if the Watchdog Timer is not reset within a software configurable time-out period, the micro-controller will be reset. The Watchdog Reset (WDR) instruction must be run by software to reset the WDT, and prevent microcontroller reset.

The WDT has a Window mode. In this mode the WDR instruction must be run within a specified period called a window. Application software can set the minimum and maximum limits for this window. If the WDR instruction is not executed inside the window limits, the microcontroller will be reset.

A protection mechanism using a timed write sequence is implemented in order to prevent unwanted enabling, disabling or change of WDT settings.

For maximum safety, the WDT also has an Always-on mode. This mode is enabled by programming a fuse. In Always-on mode, application software can not disable the WDT.



# 14. PMIC - Programmable Multi-level Interrupt Controller

## 14.1 Features

- · Separate interrupt vector for each interrupt
- Short, predictable interrupt response time
- Programmable Multi-level Interrupt Controller
  - 3 programmable interrupt levels
  - Selectable priority scheme within low level interrupts (round-robin or fixed)
  - Non-Maskable Interrupts (NMI)
- · Interrupt vectors can be moved to the start of the Boot Section

## 14.2 Overview

XMEGA A3 has a Programmable Multi-level Interrupt Controller (PMIC). All peripherals can define three different priority levels for interrupts; high, medium or low. Medium level interrupts may interrupt low level interrupt service routines. High level interrupts may interrupt both lowand medium level interrupt service routines. Low level interrupts have an optional round robin scheme to make sure all interrupts are serviced within a certain amount of time.

The built in oscillator failure detection mechanism can issue a Non-Maskable Interrupt (NMI).

## 14.3 Interrupt vectors

When an interrupt is serviced, the program counter will jump to the interrupt vector address. The interrupt vector is the sum of the peripheral's base interrupt address and the offset address for specific interrupts in each peripheral. The base addresses for the XMEGA A3 devices are shown in Table 14-1. Offset addresses for each interrupt available in the peripheral are described for each peripheral in the XMEGA A manual. For peripherals or modules that have only one interrupt, the interrupt vector is shown in Table 14-1. The program address is the word address.

Program Address (Base Address)	Source	Interrupt Description
0x000	RESET	
0x002	OSCF_INT_vect	Crystal Oscillator Failure Interrupt vector (NMI)
0x004	PORTC_INT_base	Port C Interrupt base
0x008	PORTR_INT_base	Port R Interrupt base
0x00C	DMA_INT_base	DMA Controller Interrupt base
0x014	RTC_INT_base	Real Time Counter Interrupt base
0x018	TWIC_INT_base	Two-Wire Interface on Port C Interrupt base
0x01C	TCC0_INT_base	Timer/Counter 0 on port C Interrupt base
0x028	TCC1_INT_base	Timer/Counter 1 on port C Interrupt base
0x030	SPIC_INT_vect	SPI on port C Interrupt vector
0x032	USARTC0_INT_base	USART 0 on port C Interrupt base
0x03D	USARTC1_INT_base	USART 1 on port C Interrupt base
0x03E	AES_INT_vect	AES Interrupt vector

 Table 14-1.
 Reset and Interrupt Vectors



Program Address (Base Address)	Source	Interrupt Description
0x040	NVM_INT_base	Non-Volatile Memory Interrupt base
0x044	PORTB_INT_base	Port B Interrupt base
0x048	ACB_INT_base	Analog Comparator on Port B Interrupt base
0x04E	ADCB_INT_base	Analog to Digital Converter on Port B Interrupt base
0x056	PORTE_INT_base	Port E INT base
0x05A	TWIE_INT_base	Two-Wire Interface on Port E Interrupt base
0x05E	TCE0_INT_base	Timer/Counter 0 on port E Interrupt base
0x06A	TCE1_INT_base	Timer/Counter 1 on port E Interrupt base
0x072	SPIE_INT_vect	SPI on port E Interrupt vector
0x074	USARTE0_INT_base	USART 0 on port E Interrupt base
0x07A	USARTE1_INT_base	USART 1 on port E Interrupt base
0x080	PORTD_INT_base	Port D Interrupt base
0x084	PORTA_INT_base	Port A Interrupt base
0x088	ACA_INT_base	Analog Comparator on Port A Interrupt base
0x08E	ADCA_INT_base	Analog to Digital Converter on Port A Interrupt base
0x09A	TCD0_INT_base	Timer/Counter 0 on port D Interrupt base
0x0A6	TCD1_INT_base	Timer/Counter 1 on port D Interrupt base
0x0AE	SPID_INT_vector	SPI D Interrupt vector
0x0B0	USARTD0_INT_base	USART 0 on port D Interrupt base
0x0B6	USARTD1_INT_base	USART 1 on port D Interrupt base
0x0D0	PORTF_INT_base	Port F Interrupt base
0x0D8	TCF0_INT_base	Timer/Counter 0 on port F Interrupt base
0x0EE	USARTF0_INT_base	USART 0 on port F Interrupt base

## Table 14-1. Reset and Interrupt Vectors (Continued)



## 15. I/O Ports

## 15.1 Features

- Selectable input and output configuration for each pin individually
- Flexible pin configuration through dedicated Pin Configuration Register
- · Synchronous and/or asynchronous input sensing with port interrupts and events
  - Sense both edges
  - Sense rising edges
  - Sense falling edges
  - Sense low level
- · Asynchronous wake-up from all input sensing configurations
- · Two port interrupts with flexible pin masking
- Highly configurable output driver and pull settings:
  - Totem-pole
  - Pull-up/-down
  - Wired-AND
  - Wired-OR
  - Bus-keeper
  - Inverted I/O
- Configuration of multiple pins in a single operation
- Read-Modify-Write (RMW) support
- Toggle/clear/set registers for Output and Direction registers
- Clock output on port pin
- Event Channel 0 output on port pin 7
- Mapping of port registers (virtual ports) into bit accessible I/O memory space

## 15.2 Overview


The XMEGA A3 devices have flexible General Purpose I/O Ports. A port consists of up to 8 pins, ranging from pin 0 to pin 7. The ports implement several functions, including synchronous/asynchronous input sensing, pin change interrupts and configurable output settings. All functions are individual per pin, but several pins may be configured in a single operation.


## 15.3 I/O configuration

All port pins (Pn) have programmable output configuration. In addition, all port pins have an inverted I/O function. For an input, this means inverting the signal between the port pin and the pin register. For an output, this means inverting the output signal between the port register and the port pin. The inverted I/O function can be used also when the pin is used for alternate functions.




#### 15.3.1 Push-pull







#### 15.3.2 Pull-down





#### 15.3.3 Pull-up







#### 15.3.4 Bus-keeper

The bus-keeper's weak output produces the same logical level as the last output level. It acts as a pull-up if the last level was '1', and pull-down if the last level was '0'.







15.3.5 Others

Figure 15-5. Output configuration - Wired-OR with optional pull-down





Figure 15-6. I/O configuration - Wired-AND with optional pull-up






## 15.4 Input sensing

- Sense both edges
- Sense rising edges
- Sense falling edges
- Sense low level

Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is shown in Figure 15-7 on page 30.

Figure 15-7. Input sensing system overview



When a pin is configured with inverted I/O, the pin value is inverted before the input sensing.

## 15.5 Port Interrupt

Each port has two interrupts with separate priority and interrupt vector. All pins on the port can be individually selected as source for each of the interrupts. The interrupts are then triggered according to the input sense configuration for each pin configured as source for the interrupt.

## 15.6 Alternate Port Functions

In addition to the input/output functions on all port pins, most pins have alternate functions. This means that other modules or peripherals connected to the port can use the port pins for their functions, such as communication or pulse-width modulation. "Pinout and Pin Functions" on page 49 shows which modules on peripherals that enable alternate functions on a pin, and which alternate functions that are available on a pin.



# 16. T/C - 16-bits Timer/Counter with PWM

## 16.1 Features

- Seven 16-bit Timer/Counters
  - Four Timer/Counters of type 0
  - Three Timer/Counters of type 1
- Four Compare or Capture (CC) Channels in Timer/Counter 0
- Two Compare or Capture (CC) Channels in Timer/Counter 1
- Double Buffered Timer Period Setting
- Double Buffered Compare or Capture Channels
- Waveform Generation:
  - Single Slope Pulse Width Modulation
  - Dual Slope Pulse Width Modulation
  - Frequency Generation
- Input Capture:
  - Input Capture with Noise Cancelling
  - Frequency capture
  - Pulse width capture
  - 32-bit input capture
- Event Counter with Direction Control
- Timer Overflow and Timer Error Interrupts and Events
- One Compare Match or Capture Interrupt and Event per CC Channel
- Supports DMA Operation
- Hi-Resolution Extension (Hi-Res)
- Advanced Waveform Extension (AWEX)

### 16.2 Overview

XMEGA A3 has seven Timer/Counters, four Timer/Counter 0 and three Timer/Counter 1. The difference between them is that Timer/Counter 0 has four Compare/Capture channels, while Timer/Counter 1 has two Compare/Capture channels.

The Timer/Counters (T/C) are 16-bit and can count any clock, event or external input in the microcontroller. A programmable prescaler is available to get a useful T/C resolution. Updates of Timer and Compare registers are double buffered to ensure glitch free operation. Single slope PWM, dual slope PWM and frequency generation waveforms can be generated using the Compare Channels.


Through the Event System, any input pin or event in the microcontroller can be used to trigger input capture, hence no dedicated pins is required for this. The input capture has a noise canceller to avoid incorrect capture of the T/C, and can be used to do frequency and pulse width measurements.

A wide range of interrupt or event sources are available, including T/C Overflow, Compare match and Capture for each Compare/Capture channel in the T/C.

PORTC, PORTD and PORTE each has one Timer/Counter 0 and one Timer/Counter1. PORTF has one Timer/Counter 0. Notation of these are TCC0 (Time/Counter C0), TCC1, TCD0, TCD1, TCE0, TCE1 and TCF0, respectively.







The Hi-Resolution Extension can be enabled to increase the waveform generation resolution by 2 bits (4x). This is available for all Timer/Counters. See "Hi-Res - High Resolution Extension" on page 34 for more details.

The Advanced Waveform Extension can be enabled to provide extra and more advanced features for the Timer/Counter. This are only available for Timer/Counter 0. See "AWEX - Advanced Waveform Extension" on page 33 for more details.



# 17. AWEX - Advanced Waveform Extension

## 17.1 Features

- Output with complementary output from each Capture channel
- Four Dead Time Insertion (DTI) Units, one for each Capture channel
- 8-bit DTI Resolution
- · Separate High and Low Side Dead-Time Setting
- Double Buffered Dead-Time
- Event Controlled Fault Protection
- Single Channel Multiple Output Operation (for BLDC motor control)
- Double Buffered Pattern Generation

## 17.2 Overview

The Advanced Waveform Extension (AWEX) provides extra features to the Timer/Counter in Waveform Generation (WG) modes. The AWEX enables easy and safe implementation of for example, advanced motor control (AC, BLDC, SR, and Stepper) and power control applications.

Any WG output from a Timer/Counter 0 is split into a complimentary pair of outputs when any AWEX feature is enabled. These output pairs go through a Dead-Time Insertion (DTI) unit that enables generation of the non-inverted Low Side (LS) and inverted High Side (HS) of the WG output with dead time insertion between LS and HS switching. The DTI output will override the normal port value according to the port override setting. Optionally the final output can be inverted by using the invert I/O setting for the port pin.

The Pattern Generation unit can be used to generate a synchronized bit pattern on the port it is connected to. In addition, the waveform generator output from Compare Channel A can be distributed to, and override all port pins. When the Pattern Generator unit is enabled, the DTI unit is bypassed.

The Fault Protection unit is connected to the Event System. This enables any event to trigger a fault condition that will disable the AWEX output. Several event channels can be used to trigger fault on several different conditions.

The AWEX is available for TCC0. The notation of this is AWEXC.



# 18. Hi-Res - High Resolution Extension

## 18.1 Features

- Increases Waveform Generator resolution by 2-bits (4x)
- Supports Frequency, single- and dual-slope PWM operation
- Supports the AWEX when this is enabled and used for the same Timer/Counter

## 18.2 Overview

The Hi-Resolution (Hi-Res) Extension is able to increase the resolution of the waveform generation output by a factor of 4. When enabled for a Timer/Counter, the Fast Peripheral clock running at four times the CPU clock speed will be as input to the Timer/Counter.

The High Resolution Extension can also be used when an AWEX is enabled and used with a Timer/Counter.

XMEGA A3 devices have four Hi-Res Extensions that each can be enabled for each Timer/Counters pair on PORTC, PORTD, PORTE and PORTF. The notation of these are HIRESC, HIRESD, HIRESE and HIRESF, respectively.



## 19. RTC - Real-Time Counter

## 19.1 Features


- 16-bit Timer
- Flexible Tick resolution ranging from 1 Hz to 32.768 kHz
- One Compare register
- One Period register
- Clear timer on Overflow or Compare Match
- Overflow or Compare Match event and interrupt generation

## 19.2 Overview

The XMEGA A3 includes a 16-bit Real-time Counter (RTC). The RTC can be clocked from an accurate 32.768 kHz Crystal Oscillator, the 32.768 kHz Calibrated Internal Oscillator, or from the 32 kHz Ultra Low Power Internal Oscillator. The RTC includes both a Period and a Compare register. For details, see Figure 19-1.

A wide range of Resolution and Time-out periods can be configured using the RTC. With a maximum resolution of  $30.5 \ \mu$ s, time-out periods range up to 2000 seconds. With a resolution of 1 second, the maximum time-out period is over 18 hours (65536 seconds).

Figure 19-1. Real-time Counter overview





## 20. TWI - Two Wire Interface

### 20.1 Features

- Two Identical TWI peripherals
- Simple yet Powerful and Flexible Communication Interface
- Both Master and Slave Operation Supported
- Device can Operate as Transmitter or Receiver
- 7-bit Address Space Allows up to 128 Different Slave Addresses
- Multi-master Arbitration Support
- Up to 400 kHz Data Transfer Speed
- Slew-rate Limited Output Drivers
- Noise Suppression Circuitry Rejects Spikes on Bus Lines
- Fully Programmable Slave Address with General Call Support
- Address Recognition Causes Wake-up when in Sleep Mode
- I<sup>2</sup>C and System Management Bus (SMBus) compatible

### 20.2 Overview

The Two-Wire Interface (TWI) is a bi-directional wired-AND bus with only two lines, the clock (SCL) line and the data (SDA) line. The protocol makes it possible to interconnect up to 128 individually addressable devices. Since it is a multi-master bus, one or more devices capable of taking control of the bus can be connected.

The only external hardware needed to implement the bus is a single pull-up resistor for each of the TWI bus lines. Mechanisms for resolving bus contention are inherent in the TWI protocol.

PORTC and PORTE each has one TWI. Notation of these peripherals are TWIC and TWIE.



# 21. SPI - Serial Peripheral Interface

#### 21.1 Features

- Three Identical SPI peripherals
- Full-duplex, Three-wire Synchronous Data Transfer
- Master or Slave Operation
- LSB First or MSB First Data Transfer
- Seven Programmable Bit Rates
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Wake-up from Idle Mode
- Double Speed (CK/2) Master SPI Mode

#### 21.2 Overview

The Serial Peripheral Interface (SPI) allows high-speed full-duplex, synchronous data transfer between different devices. Devices can communicate using a master-slave scheme, and data is transferred both to and from the devices simultaneously.

PORTC, PORTD, and PORTE each has one SPI. Notation of these peripherals are SPIC, SPID, and SPIE respectively.



# 22. USART

#### 22.1 Features

- Seven Identical USART peripherals
- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous Operation
- High-resolution Arithmetic Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Multi-processor Communication Mode
- Double Speed Asynchronous Communication Mode
- Master SPI mode for SPI communication
- · IrDA support through the IRCOM module

#### 22.2 Overview

The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly flexible serial communication module. The USART supports full duplex communication, and both asynchronous and clocked synchronous operation. The USART can also be set in Master SPI mode to be used for SPI communication.

Communication is frame based, and the frame format can be customized to support a wide range of standards. The USART is buffered in both direction, enabling continued data transmission without any delay between frames. There are separate interrupt vectors for receive and transmit complete, enabling fully interrupt driven communication. Frame error and buffer overflow are detected in hardware and indicated with separate status flags. Even or odd parity generation and parity check can also be enabled.

One USART can use the IRCOM module to support IrDA 1.4 physical compliant pulse modulation and demodulation for baud rates up to 115.2 kbps.

PORTC, PORTD, and PORTE each has two USARTs, while PORTF has one USART only. Notation of these peripherals are USARTC0, USARTC1, USARTD0, USARTD1, USARTE0, USARTE1 and USARTF0, respectively.



# 23. IRCOM - IR Communication Module

#### 23.1 Features

- Pulse modulation/demodulation for infrared communication
- Compatible to IrDA 1.4 physical for baud rates up to 115.2 kbps
- Selectable pulse modulation scheme
  - 3/16 of baud rate period
  - Fixed pulse period, 8-bit programmable
  - Pulse modulation disabled
- Built in filtering
- · Can be connected to and used by one USART at a time

#### 23.2 Overview

XMEGA contains an Infrared Communication Module (IRCOM) for IrDA communication with baud rates up to 115.2 kbps. This supports three modulation schemes: 3/16 of baud rate period, fixed programmable pulse time based on the Peripheral Clock speed, or pulse modulation disabled. There is one IRCOM available which can be connected to any USART to enable infrared pulse coding/decoding for that USART.



# 24. Crypto Engine

#### 24.1 Features

- Data Encryption Standard (DES) CPU instruction
- Advanced Encryption Standard (AES) Crypto module
- DES Instruction
  - Encryption and Decryption
  - Single-cycle DES instruction
  - Encryption/Decryption in 16 clock cycles per 8-byte block
- AES Crypto Module
  - Encryption and Decryption
  - Support 128-bit keys
  - Support XOR data load mode to the State memory for Cipher Block Chaining
  - Encryption/Decryption in 375 clock cycles per 16-byte block

#### 24.2 Overview

The Advanced Encryption Standard (AES) and Data Encryption Standard (DES) are two commonly used encryption standards. These are supported through an AES peripheral module and a DES CPU instruction. All communication interfaces and the CPU can optionally use AES and DES encrypted communication and data storage.

DES is supported by a DES instruction in the AVR XMEGA CPU. The 8-byte key and 8-byte data blocks must be loaded into the Register file, and then DES must be executed 16 times to encrypt/decrypt the data block.

The AES Crypto Module encrypts and decrypts 128-bit data blocks with the use of a 128-bit key. The key and data must be loaded into the key and state memory in the module before encryption/decryption is started. It takes 375 peripheral clock cycles before the encryption/decryption is done and decrypted/encrypted data can be read out, and an optional interrupt can be generated. The AES Crypto Module also has DMA support with transfer triggers when encryption/decryption is done and optional auto-start of encryption/decryption when the state memory is fully loaded.



# 25. ADC - 12-bit Analog to Digital Converter

#### 25.1 Features

- Two ADCs with 12-bit resolution
- 2 Msps sample rate for each ADC
- Signed and Unsigned conversions
- · 4 result registers with individual input channel control for each ADC
- 8 single ended inputs for each ADC
- 8x4 differential inputs for each ADC
- 4 internal inputs:
  - Integrated Temperature Sensor
  - DAC Output
  - VCC voltage divided by 10
  - Bandgap voltage
- Software selectable gain of 2, 4, 8, 16, 32 or 64
- Software selectable resolution of 8- or 12-bit.
- Internal or External Reference selection
- Event triggered conversion for accurate timing
- DMA transfer of conversion results
- Interrupt/Event on compare result

#### 25.2 Overview

XMEGA A3 devices have two Analog to Digital Converters (ADC), see Figure 25-1 on page 42. The two ADC modules can be operated simultaneously, individually or synchronized.

The ADC converts analog voltages to digital values. The ADC has 12-bit resolution and is capable of converting up to 2 million samples per second. The input selection is flexible, and both single-ended and differential measurements can be done. For differential measurements an optional gain stage is available to increase the dynamic range. In addition several internal signal inputs are available. The ADC can provide both signed and unsigned results.


This is a pipeline ADC. A pipeline ADC consists of several consecutive stages, where each stage convert one part of the result. The pipeline design enables high sample rate at low clock speeds, and remove limitations on samples speed versus propagation delay. This also means that a new analog voltage can be sampled and a new ADC measurement started while other ADC measurements are ongoing.


ADC measurements can either be started by application software or an incoming event from another peripheral in the device. Four different result registers with individual input selection (MUX selection) are provided to make it easier for the application to keep track of the data. Each result register and MUX selection pair is referred to as an ADC Channel. It is possible to use DMA to move ADC results directly to memory or peripherals when conversions are done.

Both internal and external analog reference voltages can be used. An accurate internal 1.0V reference is available.

An integrated temperature sensor is available and the output from this can be measured with the ADC. The output from the DAC, VCC/10 and the Bandgap voltage can also be measured by the ADC.







Each ADC has four MUX selection registers with a corresponding result register. This means that four channels can be sampled within 1.5  $\mu$ s without any intervention by the application other than starting the conversion. The results will be available in the result registers.

The ADC may be configured for 8- or 12-bit result, reducing the minimum conversion time (propagation delay) from 3.5  $\mu$ s for 12-bit to 2.5  $\mu$ s for 8-bit result.

ADC conversion results are provided left- or right adjusted with optional '1' or '0' padding. This eases calculation when the result is represented as a signed integer (signed 16-bit number).

PORTA and PORTB each has one ADC. Notation of these peripherals are ADCA and ADCB, respectively.



# 26. DAC - 12-bit Digital to Analog Converter

#### 26.1 Features


- One DAC with 12-bit resolution
- Up to 1 Msps conversion rate for each DAC
- Flexible conversion range
- Multiple trigger sources
- 1 continuous output or 2 Sample and Hold (S/H) outputs for each DAC
- Built-in offset and gain calibration
- High drive capabilities
  - Low Power Mode

#### 26.2 Overview

The XMEGA A3 features one two-channel, 12-bit, 1 Msps DACs with built-in offset and gain calibration, see Figure 26-1 on page 43.

A DAC converts a digital value into an analog signal. The DAC may use an internal 1.0 voltage as the upper limit for conversion, but it is also possible to use the supply voltage or any applied voltage in-between. The external reference input is shared with the ADC reference input.

#### Figure 26-1. DAC overview



The DAC has one continuous output with high drive capabilities for both resistive and capacitive loads. It is also possible to split the continuous time channel into two Sample and Hold (S/H) channels, each with separate data conversion registers.

A DAC conversion may be started from the application software by writing the data conversion registers. The DAC can also be configured to do conversions triggered by the Event System to have regular timing, independent of the application software. DMA may be used for transferring data from memory locations to DAC data registers.

The DAC has a built-in calibration system to reduce offset and gain error when loading with a calibration value from software.

PORTB each has one DAC. Notation of this peripheral is DACB.



# 27. AC - Analog Comparator

#### 27.1 Features

- Four Analog Comparators
- Selectable Power vs. Speed
- Selectable hysteresis
  - 0, 20 mV, 50 mV
- Analog Comparator output available on pin
- Flexible Input Selection
  - All pins on the port
  - Output from the DAC
  - Bandgap reference voltage.
  - Voltage scaler that can perform a 64-level scaling of the internal VCC voltage.
- · Interrupt and event generation on
  - Rising edge
  - Falling edge
  - Toggle
- Window function interrupt and event generation on
  - Signal above window
  - Signal inside window
  - Signal below window

#### 27.2 Overview

XMEGA A3 features four Analog Comparators (AC). An Analog Comparator compares two voltages, and the output indicates which input is largest. The Analog Comparator may be configured to give interrupt requests and/or events upon several different combinations of input change.

Both hysteresis and propagation delays may be adjusted in order to find the optimal operation for each application.

A wide range of input selection is available, both external pins and several internal signals can be used.

The Analog Comparators are always grouped in pairs (AC0 and AC1) on each analog port. They have identical behavior but separate control registers.

Optionally, the state of the comparator is directly available on a pin.

PORTA and PORTB each has one AC pair. Notations are ACA and ACB, respectively.






Figure 27-1. Analog comparator overview



#### 27.3 Input Selection


The Analog comparators have a very flexible input selection and the two comparators grouped in a pair may be used to realize a window function. One pair of analog comparators is shown in Figure 27-1 on page 45.


- Input selection from pin
  - Pin 0, 1, 2, 3, 4, 5, 6 selectable to positive input of analog comparator
  - Pin 0, 1, 3, 5, 7 selectable to negative input of analog comparator
- Internal signals available on positive analog comparator inputs

   Output from 12-bit DAC
- Internal signals available on negative analog comparator inputs
  - 64-level scaler of the VCC, available on negative analog comparator input
  - Bandgap voltage reference
- Output from 12-bit DAC

#### 27.4 Window Function

The window function is realized by connecting the external inputs of the two analog comparators in a pair as shown in Figure 27-2.







# 28. OCD - On-chip Debug

#### 28.1 Features

- Complete Program Flow Control
  - Go, Stop, Reset, Step into, Step over, Step out, Run-to-Cursor
- Debugging on C and high-level language source code level
- Debugging on Assembler and disassembler level
- 1 dedicated program address or source level breakpoint for AVR Studio / debugger
- 4 Hardware Breakpoints
- Unlimited Number of User Program Breakpoints
- Unlimited Number of User Data Breakpoints, with break on:
  - Data location read, write or both read and write
  - Data location content equal or not equal to a value
  - Data location content is greater or less than a value
  - Data location content is within or outside a range
  - Bits of a data location are equal or not equal to a value
- Non-Intrusive Operation
  - No hardware or software resources in the device are used
- High Speed Operation
  - No limitation on debug/programming clock frequency versus system clock frequency

#### 28.2 Overview

The XMEGA A3 has a powerful On-Chip Debug (OCD) system that - in combination with Atmel's development tools - provides all the necessary functions to debug an application. It has support for program and data breakpoints, and can debug an application from C and high level language source code level, as well as assembler and disassembler level. It has full Non-Intrusive Operation and no hardware or software resources in the device are used. The ODC system is accessed through an external debugging tool which connects to the JTAG or PDI physical interfaces. Refer to "Program and Debug Interfaces" on page 48.



# 29. Program and Debug Interfaces

#### 29.1 Features

- PDI Program and Debug Interface (Atmel proprietary 2-pin interface)
- · JTAG Interface (IEEE std. 1149.1 compliant)
- Boundary-scan capabilities according to the IEEE Std. 1149.1 (JTAG)
- Access to the OCD system
- Programming of Flash, EEPROM, Fuses and Lock Bits

#### 29.2 Overview

The programming and debug facilities are accessed through the JTAG and PDI physical interfaces. The PDI physical interface uses one dedicated pin together with the Reset pin, and no general purpose pins are used. JTAG uses four general purpose pins on PORTB.

The PDI is an Atmel proprietary protocol for communication between the microcontroller and Atmel's or third party development tools.

#### 29.3 IEEE 1149.1 (JTAG) Boundary-scan

The JTAG physical layer handles the basic low-level serial communication over four I/O lines named TMS, TCK, TDI, and TDO. It complies to the IEEE Std. 1149.1 for test access port and boundary scan.

#### 29.3.1 Boundary-scan Order

Table 30-8 on page 53 shows the Scan order between TDI and TDO when the Boundary-scan chain is selected as data path. Bit 0 is the LSB; the first bit scanned in, and the first bit scanned out. The scan order follows the pin-out order. Bit 4, 5, 6 and 7 of Port B is not in the scan chain, since these pins constitute the TAP pins when the JTAG is enabled.

#### 29.3.2 Boundary-scan Description Language Files

Boundary-scan Description Language (BSDL) files describe Boundary-scan capable devices in a standard format used by automated test-generation software. The order and function of bits in the Boundary-scan Data Register are included in this description. BSDL files are available for ATxmega256/192/128/64A3 devices.

See Table 30-8 on page 53 for ATxmega256/192/128/64A3 Boundary Scan Order.



# **30. Pinout and Pin Functions**

The pinout of XMEGA A3 is shown "" on page 2. In addition to general I/O functionality, each pin may have several function. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the alternate pin functions can be used at time.

#### 30.1 **Alternate Pin Function Description**

The tables below show the notation for all pin functions available and describe its function.

#### 30.1.1 **Operation/Power Supply**

VCC	Digital supply voltage
AVCC	Analog supply voltage

GND Ground

#### 30.1.2 **Port Interrupt functions**

SYNC	Port pin with full synchronous and limited asynchronous interrupt function
ASYNC	Port pin with full synchronous and full asynchronous interrupt function

#### 30.1.3 **Analog functions**

ACn	Analog Comparator input pin n
AC0OUT	Analog Comparator 0 Output
ADCn	Analog to Digital Converter input pin n
DACn	Digital to Analog Converter output pin n
AREF	Analog Reference input pin

#### 30.1.4 **Timer/Counter and AWEX functions**

OCnx	Output Compare Channel x for Timer/Counter n
OCnx	Inverted Output Compare Channel x for Timer/Counter n
OCnxLS	Output Compare Channel x Low Side for Timer/Counter n
OCnxHS	Output Compare Channel x High Side for Timer/Counter n



#### 30.1.5 Communication functions

SCL	Serial Clock for TWI
SDA	Serial Data for TWI
SCLIN	Serial Clock In for TWI when external driver interface is enabled
SCLOUT	Serial Clock Out for TWI when external driver interface is enabled
SDAIN	Serial Data In for TWI when external driver interface is enabled
SDAOUT	Serial Data Out for TWI when external driver interface is enabled
XCKn	Transfer Clock for USART n
RXDn	Receiver Data for USART n
TXDn	Transmitter Data for USART n
SS	Slave Select for SPI
MOSI	Master Out Slave In for SPI
MISO	Master In Slave Out for SPI
SCK	Serial Clock for SPI

## 30.1.6 Oscillators, Clock and Event

TOSCn	Timer Oscillator pin n
XTALn	Input/Output for inverting Oscillator pin n
CLKOUT	Peripheral Clock Output
EVOUT	Event Channel 0 Output

#### 30.1.7 Debug/System functions

RESET	Reset pin
PDI_CLK	Program and Debug Interface Clock pin
PDI_DATA	Program and Debug Interface Data pin
ТСК	JTAG Test Clock
TDI	JTAG Test Data In
TDO	JTAG Test Data Out
TMS	JTAG Test Mode Select



#### 30.2 Alternate Pin Functions

The tables below show the main and alternate pin functions for all pins on each port. They also show which peripheral that makes use of or enables the alternate pin function.

PORT A	PIN #	INTERRUPT	ADCA POS	ADCA NEG	ADCA GAINPOS	ADCA GAINNEG	ACA POS	ACA NEG	ACA OUT	REFA
GND	60									
AVCC	61									
PA0	62	SYNC	ADC0	ADC0	ADC0		AC0	AC0		AREF
PA1	63	SYNC	ADC1	ADC1	ADC1		AC1	AC1		
PA2	64	SYNC/ASYNC	ADC2	ADC2	ADC2		AC2			
PA3	1	SYNC	ADC3	ADC3	ADC3		AC3	AC3		
PA4	2	SYNC	ADC4		ADC4	ADC4	AC4			
PA5	3	SYNC	ADC5		ADC5	ADC5	AC5	AC5		
PA6	4	SYNC	ADC6		ADC6	ADC6	AC6			
PA7	5	SYNC	ADC7		ADC7	ADC7		AC7	AC0 OUT	

Table 30-1. Port A - Alternate functions

Table 30-2.Port B - Alternate functions

PORT B	PIN #	INTERRUPT	ADCB POS	ADCB NEG	ADCB GAINPOS	ADCB GAINNEG	ACB POS	ACB NEG	ACB OUT	DACB	REFB	JTAG
PB0	6	SYNC	ADC0	ADC0	ADC0		AC0	AC0			AREF	
PB1	7	SYNC	ADC1	ADC1	ADC1		AC1	AC1				
PB2	8	SYNC/ASYNC	ADC2	ADC2	ADC2		AC2			DAC0		
PB3	9	SYNC	ADC3	ADC3	ADC3		AC3	AC3		DAC1		
PB4	10	SYNC	ADC4		ADC4	ADC4	AC4					TMS
PB5	11	SYNC	ADC5		ADC5	ADC5	AC5	AC5				TDI
PB6	12	SYNC	ADC6		ADC6	ADC6	AC6					тск
PB7	13	SYNC	ADC7		ADC7	ADC7		AC7	AC0 OUT			TDO
GND	14											
vcc	15											



 Table 30-3.
 Port C - Alternate functions

PORT C	PIN #	INTERRUPT	TCC0	AWEXC	TCC1	USARTC0	USARTC1	SPIC	TWIC	CLOCKOUT	EVENTOUT
PC0	16	SYNC	OC0A	OC0ALS					SDA		
PC1	17	SYNC	OC0B	OC0AHS		XCK0			SCL		
PC2	18	SYNC/ASYNC	OC0C	OC0BLS		RXD0					
PC3	19	SYNC	OC0D	OC0BHS		TXD0					
PC4	20	SYNC		OC0CLS	OC1A			SS			
PC5	21	SYNC		OC0CHS	OC1B		XCK1	MOSI			
PC6	22	SYNC		OC0DLS			RXD1	MISO			
PC7	23	SYNC		OC0DHS			TXD1	SCK		CLKOUT	EVOUT
GND	24										
vcc	25										

Table 30-4. Port D - Alternate functions

PORT D	PIN #	INTERRUPT	TCD0	TCD1	USARTD0	USARTD1	SPID	CLOCKOUT	EVENTOUT
PD0	26	SYNC	OC0A						
PD1	27	SYNC	OC0B		XCK0				
PD2	28	SYNC/ASYNC	OC0C		RXD0				
PD3	29	SYNC	OC0D		TXD0				
PD4	30	SYNC		OC1A			SS		
PD5	31	SYNC		OC1B		XCK1	MOSI		
PD6	32	SYNC				RXD1	MISO		
PD7	33	SYNC				TXD1	SCK	CLKOUT	EVOUT
GND	34								
vcc	35								

Table 30-5. Port E - Alternate functions

PORT E	PIN #	INTERRUPT	TCE0	TCE1	USARTE0	USARTE1	SPIE	TWIE	CLOCKOUT	EVENTOUT	TOSC
PE0	36	SYNC	OC0A					SDA			
PE1	37	SYNC	OC0B		XCK0			SCL			
PE2	38	SYNC/ASYNC	OC0C		RXD0						
PE3	39	SYNC	OC0D		TXD0						
PE4	40	SYNC		OC1A			SS				
PE5	41	SYNC		OC1B		XCK1	MOSI				
PE6	42	SYNC				RXD1	MISO				TOSC2
PE7	43	SYNC				TXD1	SCK		CLKOUT	EVOUT	TOSC1
GND	44										
vcc	45										



Table 30-6. Port F - Alternate functions

PORT F	PIN #	INTERRUPT	TCF0	USARTF0
PF0	46	SYNC	OC0A	
PF1	47	SYNC	OC0B	ХСКО
PF2	48	SYNC/ASYNC	OCOC	RXD0
PF3	49	SYNC	OC0D	TXD0
PF4	50	SYNC		
PF5	51	SYNC		
PF6	54	SYNC		
PF7	55	SYNC		
GND	52			
vcc	53			

Table 30-7. Port R- Alternate functions

PORT R	PIN #	INTERRUPT	PROGR	XTAL
PDI	56		PDI_DATA	
RESET	57		PDI_CLOCK	
PRO	58	SYNC		XTAL2
PR1	59	SYNC		XTAL1

#### Table 30-8. ATxmega256/192/128/64A3 Boundary Scan Order

Bit Number	Signal Name	Module
149	PQ3.Bidir	
148	PQ3.Control	
147	PQ2.Bidir	
146	PQ2.Control	DODT O
145	PQ1.Bidir	PORT Q
144	PQ1.Control	
143	PQ0.Bidir	
142	PQ0.Control	
141	PK7.Bidir	
140	PK7.Control	
139	PK6.Bidir	
138	PK6.Control	
137	PK5.Bidir	
136	PK5.Control	
135	PK4.Bidir	
134	PK4.Control	PORT K
133	PK3.Bidir	PORTK
132	PK3.Control	
131	PK2.Bidir	
130	PK2.Control	
129	PK1.Bidir	
128	PK1.Control	
127	PK0.Bidir	
126	PK0.Control	



Bit Number	Signal Name	Module
125		
125	PJ7.Bidir PJ7.Control	
123	PJ6.Bidir	
122	PJ6.Control	
121	PJ5.Bidir	
120	PJ5.Control	
119	PJ4.Bidir	
118	PJ4.Control	
117	PJ3.Bidir	PORT J
116	PJ3.Control	
115	PJ2.Bidir	
114	PJ2.Control	
113	PJ1.Bidir	
112	PJ1.Control	
111	PJ0.Bidir	
110	PJ0.Control	
109	PH7.Bidir	
108	PH7.Control	
107	PH6.Bidir	
106	PH6.Control	
105	PH5.Bidir	
104	PH5.Control	
103	PH4.Bidir	
102	PH4.Control	PORT H
101	PH3.Bidir	1 611 11
100	PH3.Control	
99	PH2.Bidir	
98	PH2.Control	
97	PH1.Bidir	
96	PH1.Control	
95	PH0.Bidir	
94	PH0.Control	
93	PF7.Bidir	
92	PF7.Control	
91	PF6.Bidir	
90	PF6.Control	
89 88	PF5.Bidir	
87	PF5.Control PF4.Bidir	
86	PF4.Control	
85	PF3.Bidir	PORT F
84	PF3.Control	
83	PF2.Bidir	
82	PF2.Didif PF2.Control	
81	PF1.Bidir	
80	PF1.Control	
79	PF0.Bidir	
78	PF0.Control	
77	PE7.Bidir	
76	PE7.Control	
75	PE6.Bidir	
74	PE6.Control	
73	PE5.Bidir	
72	PE5.Control	
71	PE4.Bidir	
70	PE4.Control	
69	PE3.Bidir	PORT E
68	PE3.Control	
67	PE2.Bidir	
66	PE2.Control	
65	PE1.Bidir	
64	PE1.Control	
63	PE0.Bidir	
62	PE0.Control	



Bit Number	Signal Name	Module
61	PD7.Bidir	
60	PD7.Control	1
59	PD6.Bidir	
58	PD6.Control	
57	PD5.Bidir	
56	PD5.Control	
55	PD4.Bidir	
54	PD4.Control	PORT D
53	PD3.Bidir	
52	PD3.Control	
51	PD2.Bidir	
50	PD2.Control	_
49	PD1.Bidir	-
48	PD1.Control	-
47	PD0.Bidir	-
46	PD0.Control	
45	PC7.Bidir	-
44	PC7.Control	-
43	PC6.Bidir	4
42 41	PC6.Control	4
41 40	PC5.Bidir PC5 Centrol	4
39	PC5.Control PC4.Bidir	-
38	PC4.Control	-
37	PC3.Bidir	PORT C
36	PC3.Control	-
35	PC2.Bidir	-
34	PC2.Control	-
33	PC1.Bidir	-
32	PC1.Control	
31	PC0.Bidir	
30	PC0.Control	
29	PB3.Bidir	
28	PB3.Control	
27	PB2.Bidir	
26	PB2.Control	PORT B
25	PB1.Bidir	FORTB
24	PB1.Control	
23	PB0.Bidir	
22	PB0.Control	
21	PA7.Bidir	
20	PA7.Control	
19	PA6.Bidir	
18	PA6.Control	-
17	PA5.Bidir	4
16	PA5.Control	4
15	PA4.Bidir	4
14	PA4.Control	PORT A
13 12	PA3.Bidir BA3 Control	4
12	PA3.Control PA2.Bidir	4
10	PA2.Biolif PA2.Control	1
9	PA2.Control PA1.Bidir	1
8	PA1.Dontrol	1
7	PA0.Bidir	1
6	PA0.Control	1
5	PR1.Bidir	
		1
4	PR1.Control	
4 3	PR1.Control PR0.Bidir	PORT R
	PR0.Bidir	PORT R
3		PORT R RESET



# 31. Peripheral Module Address Map

The address maps show the base address for each peripheral and module in XMEGA A3. For complete register description and summary for each peripheral module, refer to the XMEGA A Manual.

Base Address	Name	Description
0x0000	GPIO	General Purpose IO Registers
0x0010	VPORT0	Virtual Port 0
0x0014	VPORT1	Virtual Port 1
0x0018	VPORT2	Virtual Port 2
0x001C	VPORT3	Virtual Port 2
0x0030	CPU	CPU
0x0040	CLK	Clock Control
0x0048	SLEEP	Sleep Controller
0x0050	OSC	Oscillator Control
0x0060	DFLLRC32M	DFLL for the 32 MHz Internal RC Oscillator
0x0068	DFLLRC2M	DFLL for the 2 MHz RC Oscillator
0x0070	PR	Power Reduction
0x0078	RST	Reset Controller
0x0080	WDT	Watch-Dog Timer
0x0090	MCU	MCU Control
0x00A0	PMIC	Programmable MUltilevel Interrupt Controller
0x00B0	PORTCFG	Port Configuration
0x00C0	AES	AES Module
0x0100	DMA	DMA Controller
0x0180	EVSYS	Event System
0x0100	NVM	Non Volatile Memory (NVM) Controller
0x0200	ADCA	Analog to Digital Converter on port A
0x0240	ADCB	Analog to Digital Converter on port B
0x0320	DACB	Digital to Analog Converter on port B
0x0380	ACA	Analog Comparator pair on port A
0x0390	ACB	Analog Comparator pair on port B
0x0400	RTC	Real Time Counter
0x0480	TWIC	Two Wire Interface on port C
0x04A0	TWIE	Two Wire Interfaceon port E
0x0600	PORTA	Port A
0x0620	PORTB	Port B
0x0640	PORTC	Port C
0x0660	PORTD	Port D
0x0680	PORTE	Port E
0x06A0	PORTF	Port F
0x07E0	PORTR	Port R
0x0800	TCC0	Timer/Counter 0 on port C
0x0840	TCC1	Timer/Counter 1 on port C
0x0880	AWEXC	Advanced Waveform Extension on port C
0x0890	HIRESC	High Resolution Extension on port C
0x08A0	USARTC0	USART 0 on port C
0x08B0	USARTC1	USART 1 on port C
0x08C0	SPIC	Serial Peripheral Interface on port C
0x08F8	IRCOM	Infrared Communication Module
0x0900	TCD0	Timer/Counter 0 on port D
0x0940	TCD1	Timer/Counter 1 on port D
0x0990	HIRESD	High Resolution Extension on port D
0x09A0	USARTD0	USART 0 on port D
0x09B0	USARTD1	USART 1 on port D
0x09C0	SPID	Serial Peripheral Interface on port D
0x0A00	TCE0	Timer/Counter 0 on port E
0x0A40	TCE1	Timer/Counter 1 on port E
0x0A80	AWEXE	Advanced Waveform Extensionon port E
0x0A90	HIRESE	High Resolution Extension on port E
0x0AA0	USARTE0	USART 0 on port E
0x0AB0	USARTE1	USART 1 on oirt E
0x0AC0	SPIE	Serial Peripheral Interface on port E
0x0B00	TCF0	Timer/Counter 0 on port F
0x0B90	HIRESF	High Resolution Extension on port F
0x0BA0	USARTF0	USART 0 on port F



# **32. Instruction Set Summary**

Mnemonics	Operands	Description	Oper	ation		Flags	#Clocks
		Arithmeti	c and Logic Instructions				
ADD	Rd, Rr	Add without Carry	Rd	←	Rd + Rr	Z,C,N,V,S,H	1
ADC	Rd, Rr	Add with Carry	Rd	←	Rd + Rr + C	Z,C,N,V,S,H	1
ADIW	Rd, K	Add Immediate to Word	Rd	←	Rd + 1:Rd + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract without Carry	Rd	←	Rd - Rr	Z,C,N,V,S,H	1
SUBI	Rd, K	Subtract Immediate	Rd	←	Rd - K	Z,C,N,V,S,H	1
SBC	Rd, Rr	Subtract with Carry	Rd	←	Rd - Rr - C	Z,C,N,V,S,H	1
SBCI	Rd, K	Subtract Immediate with Carry	Rd	←	Rd - K - C	Z,C,N,V,S,H	1
SBIW	Rd, K	Subtract Immediate from Word	Rd + 1:Rd	←	Rd + 1:Rd - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND	Rd	←	Rd ● Rr	Z,N,V,S	1
ANDI	Rd, K	Logical AND with Immediate	Rd	←	Rd • K	Z,N,V,S	1
OR	Rd, Rr	Logical OR	Rd	←	Rd v Rr	Z,N,V,S	1
ORI	Rd, K	Logical OR with Immediate	Rd	←	Rd v K	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR	Rd	←	$Rd \oplus Rr$	Z,N,V,S	1
СОМ	Rd	One's Complement	Rd	$\leftarrow$	\$FF - Rd	Z,C,N,V,S	1
NEG	Rd	Two's Complement	Rd	←	\$00 - Rd	Z,C,N,V,S,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd	$\leftarrow$	Rd v K	Z,N,V,S	1
CBR	Rd,K	Clear Bit(s) in Register	Rd	$\leftarrow$	Rd • (\$FFh - K)	Z,N,V,S	1
INC	Rd	Increment	Rd	$\leftarrow$	Rd + 1	Z,N,V,S	1
DEC	Rd	Decrement	Rd	$\leftarrow$	Rd - 1	Z,N,V,S	1
TST	Rd	Test for Zero or Minus	Rd	$\leftarrow$	Rd • Rd	Z,N,V,S	1
CLR	Rd	Clear Register	Rd	←	$Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register	Rd	$\leftarrow$	\$FF	None	1
MUL	Rd,Rr	Multiply Unsigned	R1:R0	←	Rd x Rr (UU)	Z,C	2
MULS	Rd,Rr	Multiply Signed	R1:R0	$\leftarrow$	Rd x Rr (SS)	Z,C	2
MULSU	Rd,Rr	Multiply Signed with Unsigned	R1:R0	$\leftarrow$	Rd x Rr (SU)	Z,C	2
FMUL	Rd,Rr	Fractional Multiply Unsigned	R1:R0	←	Rd x Rr<<1 (UU)	Z,C	2
FMULS	Rd,Rr	Fractional Multiply Signed	R1:R0	←	Rd x Rr<<1 (SS)	Z,C	2
FMULSU	Rd,Rr	Fractional Multiply Signed with Unsigned	R1:R0	←	Rd x Rr<<1 (SU)	Z,C	2
DES	к	Data Encryption	if (H = 0) then R15:R0 else if (H = 1) then R15:R0	↓ ↓	Encrypt(R15:R0, K) Decrypt(R15:R0, K)		1/2
		Br	anch Instructions				
RJMP	k	Relative Jump	PC	←	PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC(15:0) PC(21:16)	$\stackrel{\leftarrow}{\leftarrow}$	Z, 0	None	2
EIJMP		Extended Indirect Jump to (Z)	PC(15:0) PC(21:16)	$\stackrel{\leftarrow}{\leftarrow}$	Z, EIND	None	2
JMP	k	Jump	PC	←	k	None	3
RCALL	k	Relative Call Subroutine	PC	←	PC + k + 1	None	2 / 3 <sup>(1)</sup>
ICALL		Indirect Call to (Z)	PC(15:0) PC(21:16)	$\leftarrow \leftarrow$	Z, 0	None	2 / 3 <sup>(1)</sup>
EICALL		Extended Indirect Call to (Z)	PC(15:0) PC(21:16)	← ←	Z, EIND	None	3 <sup>(1)</sup>



# XMEGA A3

CHL         s         cell Suboulne Return         PC         c         s         None         9/19'           RT         Immony Return         PC         c         STACK         I         4/19'           CPSI         R4P         Compase Sub_I Equal         IIFAI – PD/PC         c         STACK         None         4/19'           CPC         R4P         Compase With Englan         IIFAI – PD/PC         c         STACK         None         1/2/3           CP         R4P         Compase With Englanc         R4P         C         SCAVSH         1           CPI         R4K         Compase With Englanc         IIFAI – PD/PC         C         PC - 20 r3         None         1/2/3           SIGE         R4K         Sigi II Bin Register Cleared         IIFAI (NOA) – 0) PC         C         PC - 20 r3         None         1/2/3           SIGE         A.b         Sigi II Bin ID Register Cleared         IIFREC(S) - 0) Inne PC         C         PC - 4 r3         None         1/2           SIGE         A.b         Barch II Equal         IIFREC(S) - 0 Inne PC         C         PC + k 1         None         1/2           BIRC         S.k         Barch II Equal         IIFREC(S) - 0 Inne PC	Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks
REIN         Interrupt Return         PC         -         STACK         I         4/8 <sup>1</sup> CPSE         Rd/R*         Compare, Skip IE lagal         III (Ra - Ri) PC         ·         PC - 2.01'3         None         11.213           CP         Rd/R*         Compare with Cany         Rd - Rr         ZCN.VS.H         1           CPC         Rd/R         Compare with Cany         Rd - Rr         ZCN.VS.H         1           SBRC         Ri, b         Skip IB In Register Cleared         III (RL) P) -0 PC         ·         PC + 2.01'3         None         1/2/3           SBRC         A, b         Skip IB In Register Cleared         III (OQAb) -0) PC         ·         PC + 2.01'3         None         2/3/4           SBRS         R, b         Skip IB In Rogister Set         III (OQAb) -0) PC         ·         PC + 2.01'3         None         1/2/3           SBRS         RA         Banch IB Staba Flag         III (SEEG(s) - 0) IPm PC         ·         PC + 2.01'3         None         1/2           BRBS         s, k         Branch II Cargal         III (2 - 0) Imm PC         ·         PC + k + 1         None         1/2           BRBC         k         Branch II Cargal         III (2 - 0) Imm PC         ·P	CALL	k	call Subroutine	PC	←	k	None	3 / 4 <sup>(1)</sup>
PCR5         PdR/k         Compare. Skip if Equal         If (Rd = Pr) PC         PC + 2 or 3         None         1/2/3           CP         Rd/k         Compare with Carry         Rd + Rr         ZCNNSH         1           CPC         Rd/k         Compare with Immediate         Rd + Rr         ZCNNSH         1           SRRC         Ry,b         Skip if Bit in Register Cleared         If (Pr(b) - 0) PC         PC + 2 or 3         None         1/2/3           SRRC         Ry,b         Skip if Bit in Register Cleared         If (Pr(b) - 0) PC         PC + 2 or 3         None         2/3/4           SRR         A,b         Skip if Bit in Register Cleared         If (Pr(b) - 0) PC         PC + 2 or 3         None         2/3/4           SRR         A,b         Skip if Bit in Register Cleared         If (Pr(D) A) = 10°C         PC + 2 or 3         None         2/3/4           SRR         A,b         Skip if Bit in Register Cleared         If (PC + 10) PR PC         PC + 2 or 3         None         1/2           SRR         K         Branch if Stape Fig Deleared         If (PC + 10) PR PC         PC + 2 or 3         None         1/2           SRR         K         Branch if Stape Fig Deleared         If (PC + 0) PR PC         PC + 2 k+ 1         None	RET		Subroutine Return	PC	←	STACK	None	4 / 5 <sup>(1)</sup>
CP         Rd.Rr         Compare with Carry         RdRr         Z.C.NV.S.H         1           CPC         Rd.Rr         Compare with Immediate         Rd - Rr         Z.C.NV.S.H         1           CPI         Rd.K         Compare with Immediate         Rd - K         Z.C.NV.S.H         1           SRRC         Rr, Ib         Skip If Bit in Register Gaterd         If (Rb) = 0 PC         +         PC + 2 or 3         None         1/2/3           SRRC         A. b         Skip If Bit in Register Gaterd         If (RDA) = 0 PC         +         PC + 2 or 3         None         2/3/4           SRRS         s, k         Branch If Status Flag Stat         If (SREG(s) = 1) then PC         +         PC + k + 1         None         1/2           BRS         s, k         Branch If Status Flag Stat         If (Z + 1) then PC         +         PC + k + 1         None         1/2           BRS         k         Branch If Carry St         If (Z - 1) then PC         +         PC + k + 1         None         1/2           BRS         k         Branch If Carry St         If (Z - 1) then PC         +         PC + k + 1         None         1/2           BRS         k         Branch If Carry St         If (Q - 1) then PC         +	RETI		Interrupt Return	PC	←	STACK	I	4 / 5 <sup>(1)</sup>
CPC         Rd.Fr         Compare with Carry         Rd : Factor         ZC.NV.S.H         1           CPI         Rd.K         Compare with mediater Geared         If (Rrb) = 0; PC         -         PC + 2 or 3         None         1/2/3           SBRS         R, b         Skip II Bit Register Geared         If (Rrb) = 0; PC         -         PC + 2 or 3         None         2/3/4           SBRS         R, b         Skip II Bit IN ORgister Geared         If (RD(A,b) = 0; PC         -         PC + 2 or 3         None         2/3/4           SBRS         A, b         Skip II Bit IN ORgister Geared         If (RD(A,b) = 0; PC         -         PC + 2 or 3         None         2/3/4           BRS         L, B         Branch II Status Flag Set         If (RD(A,b) = 0; PC         -         PC + k+1         None         1/2           BRS         K         Branch II Status Flag Set         If (C = 0) then PC         -         PC + k+1         None         1/2           BRS         K         Branch II Carry Geared         If (C = 0) then PC         -         PC + k+1         None         1/2           BRC         K         Branch II Carry Geared         If (C = 0) then PC         -         PC + k+1         None         1/2	CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC	←	PC + 2 or 3	None	1/2/3
CPI         Rd.K         Compare with Immediate         Rd - K         Z.C.N.V.S.H         1           SBRC         Rr, b         Skip IIB in Register Cleared         If (Rr, b) = 0, PC $\leftarrow$ PC + 2 or 3         None         1/2/3           SBRS         Rr, b         Skip IIB in Register Cleared         Iff (Rr, b) = 0, PC $\leftarrow$ PC + 2 or 3         None         2/3/4           SBRS         A, b         Skip IIB in VD Register Cleared         Iff (VD(A,b) = 0, PC $\leftarrow$ PC + 2 or 3         None         2/3/4           BRS         S, k         Branch II Status Flag Cleared         Iff (SREQ(q) = 0) then PC $\leftarrow$ PC + k + 1         None         1/2           BRS         k         Branch II Status Flag Cleared         Iff (SREQ(q) = 0) then PC $\leftarrow$ PC + k + 1         None         1/2           BRS         k         Branch II Caul         Iff (Z = 0) then PC $\leftarrow$ PC + k + 1         None         1/2           BRS         k         Branch II Caul         Iff (Z = 0) then PC $\leftarrow$ PC + k + 1         None         1/2           BRS         k         Branch II Caul         Iff (C = 0) then PC $\leftarrow$ PC + k + 1         None         1/2           BRS         k         Branch II Mare         Iff (C = 1) then PC         PC	СР	Rd,Rr	Compare	Rd - Rr			Z,C,N,V,S,H	1
SRC         Rr, b         Skip if Bit in Register Cleared         If (Rn(b) - 0) PC         +         PC + 2 or 3         None         1/2/3           SBRS         Rr, b         Skip if Bit in Register Set         If (Rn(b) - 1) PC         +         PC + 2 or 3         None         2/3/4           SBIS         A. b         Skip if Bit in Register Set         If (IO(A)b = 1) PC         +         PC + 2 or 3         None         2/3/4           BRBS         s, k         Branch if Status Flag Set         If (IO(A)b = 1) PC         +         PC + k + 1         None         1/2           BRBC         s, k         Branch if Status Flag Set         If (ISPEG(a) = 1) then PC         +         PC + k + 1         None         1/2           BRC         k         Branch if Status Flag Set         If (Z = 1) then PC         +         PC + k + 1         None         1/2           BRC         k         Branch if Carry Set         If (C = 0) then PC         +         PC + k + 1         None         1/2           BRC         k         Branch if Marc grant         If (C = 0) then PC         +         PC + k + 1         None         1/2           BRC         k         Branch if Marc grant         If (C = 0) then PC         +         PC + k + 1         None	CPC	Rd,Rr	Compare with Carry	Rd - Rr - C			Z,C,N,V,S,H	1
SBRSRr, bSkp if Bt in Register Satif (Rr(b) = 1) PC $\leftarrow$ PC + 2 or 3None1/2/3SBICA, bSkp if Bt in I/O Register Cleanedif (MO(A,b) = 0) PC $\leftarrow$ PC + 2 or 3None2/3/4SBISA, bSkp if Bt in I/O Register SatIf (MO(A,b) = 0) PC $\leftarrow$ PC + 2 or 3None2/3/4BRSCS, kBranch if Satus Flag Satif (SREG(s) = 0) then PC $\leftarrow$ PC + k + 1None1/2BRCDkBranch if Satus Flag Cleanedif (Z = 0) then PC $\leftarrow$ PC + k + 1None1/2BRSCkBranch if Gaulif (Z = 0) then PC $\leftarrow$ PC + k + 1None1/2BRCCkBranch if Cary Satif (Z = 0) then PC $\leftarrow$ PC + k + 1None1/2BRCSkBranch if Cary Satif (C = 0) then PC $\leftarrow$ PC + k + 1None1/2BRCGkBranch if Cary Satif (C = 0) then PC $\leftarrow$ PC + k + 1None1/2BRCGkBranch if Cary Satif (C = 0) then PC $\leftarrow$ PC + k + 1None1/2BRGEkBranch if Munoif (N = 0) then PC $\leftarrow$ PC + k + 1None1/2BRGEkBranch if Munoif (N = 0) then PC $\leftarrow$ PC + k + 1None1/2BRGEkBranch if Marcor Signedif (N = 0) then PC $\leftarrow$ PC + k + 1None1/2BRGEkBranch if Marcor Signedif (N = 0) then PC $\leftarrow$ PC + k + 1 <td< td=""><td>CPI</td><td>Rd,K</td><td>Compare with Immediate</td><td>Rd - K</td><td></td><td></td><td>Z,C,N,V,S,H</td><td>1</td></td<>	CPI	Rd,K	Compare with Immediate	Rd - K			Z,C,N,V,S,H	1
SBC         A, b         Skp if Bit in 10 Register Cleared         If (I/O(A) = 0) PC         +         PC + 2 or 3         None         2/3/4           SBIS         A, b         Skp if Bit in 10 Register Set         If (I/O(A) = 0) PC         +         PC + 2 or 3         None         2/3/4           BRISC         s, k         Branch If Satus Flag Set         If (SEEG(s) = 1) men PC         +         PC + k + 1         None         1/2           BREC         s, k         Branch If Satus Flag Cleared         If (Z = 0) then PC         +         PC + k + 1         None         1/2           BREC         k         Branch If Gary Gleared         If (Z = 0) then PC         +         PC + k + 1         None         1/2           BRC         k         Branch If Gary Gleared         If (C = 0) then PC         +         PC + k + 1         None         1/2           BRSH         k         Branch If Gary Gleared         If (C = 0) then PC         +         PC + k + 1         None         1/2           BRSH         k         Branch If Gary Gleared         If (N = 0) then PC         +         PC + k + 1         None         1/2           BRSH         k         Branch If Gary Gleared         If (N = 0) then PC         +         PC + k + 1         No	SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC	←	PC + 2 or 3	None	1/2/3
SBISA.bSkp if Bit in UR object SetIf (UC(Ab) = 1) PC $\leftarrow$ PC + 2 or 3None2 / 3 / 4BRBSs, kBranch if Status Flag Setif (SREG(s) = 1) then PC $\leftarrow$ PC + k + 1None1 / 2BRBCs, kBranch if Status Flag Clearedif (SREG(s) = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BREQkBranch if Equalif (Z = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRCSkBranch if Caupalif (Z = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRCGkBranch if Carry Setif (C = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRCGkBranch if Carry Glearedif (C = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLOkBranch if Carry Glearedif (C = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLNkBranch if Muusif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRMkBranch if Muusif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRMkBranch if Muusif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRMkBranch if Mursif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRMkBranch if Marcary Flag Setif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLkBranch if Half Carry Flag Setif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLSkBranch if Half Carry Flag Setif (N =	SBRS	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC	←	PC + 2 or 3	None	1/2/3
BRBSs.kBranch if Satus Pig Setif (SREG(s) = 1) then PC +PC + k + 1None1 / 2BRBCs,kBranch if Satus Fig Clearedif (SREG(s) = 0) then PC +PC + k + 1None1 / 2BRECkBranch if Satus Fig Clearedif (Z - 1) then PC +PC + k + 1None1 / 2BRNEkBranch if Cary Setif (Z - 0) then PC +PC + k + 1None1 / 2BRCSkBranch if Cary Setif (C - 1) then PC +PC + k + 1None1 / 2BRCCkBranch if Cary Clearedif (C - 0) then PC +PC + k + 1None1 / 2BRSHkBranch if Lowrif (C - 0) then PC +PC + k + 1None1 / 2BRMkBranch if Lowrif (N - 1) then PC +PC + k + 1None1 / 2BRD2kBranch if Greater or Equal, Signedif (N - 0) then PC +PC + k + 1None1 / 2BRCEkBranch if Greater or Equal, Signedif (N + 0) then PC +PC + k + 1None1 / 2BRCEkBranch if Half Carry Fag Setif (H - 1) then PC +PC + k + 1None1 / 2BRCEkBranch if Half Carry Fag Setif (H - 1) then PC +PC + k + 1None1 / 2BRCkBranch if Half Carry Fag Clearedif (H - 0) then PC +PC + k + 1None1 / 2BRCkBranch if Tag Setif (H - 0) then PC +PC + k + 1None1 / 2BRCkBranch if Half Carry Fag Cleared </td <td>SBIC</td> <td>A, b</td> <td>Skip if Bit in I/O Register Cleared</td> <td>if (I/O(A,b) = 0) PC</td> <td>←</td> <td>PC + 2 or 3</td> <td>None</td> <td>2/3/4</td>	SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC	←	PC + 2 or 3	None	2/3/4
BBBCs, kBranch if Status Flag Clearedif (SREG(s) = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BREQkBranch if KG Egulalif (Z = 1) then PC $\leftarrow$ PC + k + 1None1 / 2BINEkBranch if KG Egulalif (Z = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRCSkBranch if KG Try Setif (C = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRSHkBranch if Same O' Higherif (C = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRSHkBranch if Muscif (C = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLDkBranch if Muscif (C = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLDkBranch if Muscif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLDkBranch if Muscif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLDkBranch if All Sameif (N = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLTkBranch if Tage of Egual, Signedif (N = 0 then PC $\leftarrow$ PC + k + 1None1 / 2BRLSkBranch if Hall Carry Flag Setif (H = 1) then PC $\leftarrow$ PC + k + 1None1 / 2BRLCkBranch if Hall Carry Flag Setif (H = 0) then PC $\leftarrow$ PC + k + 1None1 / 2BRLSkBranch if Hall Carry Flag Setif (H = 0) then PC $\leftarrow$ PC + k +	SBIS	A, b	Skip if Bit in I/O Register Set	If (I/O(A,b) =1) PC	←	PC + 2 or 3	None	2/3/4
BEGQkBranch /I EqualIf (Z = 1) then PC··PC + k + 1None1/2BRNEkBranch /I Carry Setif (Z = 0) then PC··PC + k + 1None1/2BRCSkBranch /I Carry Setif (C = 1) then PC··PC + k + 1None1/2BRCCkBranch /I Carry Setif (C = 0) then PC··PC + k + 1None1/2BRCkBranch /I Carry Setif (C = 0) then PC··PC + k + 1None1/2BRNkBranch /I Carry Setif (C = 0) then PC··PC + k + 1None1/2BRUkBranch /I Carry Eagif (C = 0) then PC··PC + k + 1None1/2BRUkBranch /I Carry Eagif (N = 0) then PC··PC + k + 1None1/2BREkBranch /I Carry Eagif (N = 0) then PC··PC + k + 1None1/2BREkBranch /I facery Eagif (N = 0) then PC··PC + k + 1None1/2BREkBranch /I facery Eagif (N = 0) then PC··PC + k + 1None1/2BREkBranch /I facery Eagif (N = 0) then PC··PC + k + 1None1/2BREkBranch /I facery Eagif (N = 0) then PC··PC + k + 1None1/2BREkBranch /I facery Eag Claserdif (N = 0) then PC··PC + k + 1None1/2BREkBranch /I facery Eag	BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC	←	PC + k + 1	None	1 / 2
BPNE         k         Branch if Nat Equal         if (Z = 0) then PC         F PC + k + 1         None         1/2           BRCS         k         Branch if Carry Set         if (C = 1) then PC         PC + k + 1         None         1/2           BRCC         k         Branch if Carry Set         if (C = 0) then PC         PC + k + 1         None         1/2           BRSH         k         Branch if Carry Cleared         if (C = 0) then PC         PC + k + 1         None         1/2           BRJD         k         Branch if Carry Cleared         if (C = 0) then PC         PC + k + 1         None         1/2           BRJD         k         Branch if Dueer         if (C = 0) then PC         PC + k + 1         None         1/2           BRID         k         Branch if Dues         if (N = 0) then PC         PC + k + 1         None         1/2           BRID         k         Branch if Ides Tran, Signed         if (N = 0) then PC         PC + k + 1         None         1/2           BRIC         k         Branch if Idea Carry Flag Set         if (N = 1) then PC         PC + k + 1         None         1/2           BRIC         k         Branch if Idea Carry Flag Set         if (N = 0) then PC         PC + k + 1         None	BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC	←	PC + k + 1	None	1 / 2
BRCSkBranch if Carry Setif (C = 1) then PCPC + k + 1None1/2BRCCkBranch if Carry Clearedif (C = 0) then PCPC + k + 1None1/2BRSHkBranch if Lowerif (C = 0) then PCPC + k + 1None1/2BRLOkBranch if Lowerif (C = 1) then PCPC + k + 1None1/2BRLUkBranch if Lowerif (C = 1) then PCPC + k + 1None1/2BRMkBranch if Juseif (N = 1) then PCPC + k + 1None1/2BRLkBranch if Jusif (N = 0) then PCPC + k + 1None1/2BRLkBranch if Jusif (N = 0) then PCPC + k + 1None1/2BRLkBranch if Jusif (N = 0) then PCPC + k + 1None1/2BRLkBranch if Hatf Carry Flag Setif (H = 0) then PCPC + k + 1None1/2BRTCkBranch if Tag Setif (T = 1) then PCPC + k + 1None1/2BRTSkBranch if Overlow Flag Setif (T = 0) then PCPC + k + 1None1/2BRTSkBranch if Overlow Flag is SCif (V = 0) then PCPC + k + 1None1/2BRTSkBranch if Ireg placearedif (V = 0) then PCPC + k + 1None1/2BRTSkBranch if Ireg placearedif (V = 0) then PCPC + k + 1None1/2BRUCkBranch if Ireg placearedif (V = 0)	BREQ	k	Branch if Equal	if (Z = 1) then PC	←	PC + k + 1	None	1 / 2
BRCCkBranch if Carry Clearedif $(C = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRSHkBranch if Same or Higherif $(C = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRLOkBranch if Minusif $(N = 1)$ then PC $\leftarrow$ PC + k + 1None1/2BRMIkBranch if Minusif $(N = 1)$ then PC $\leftarrow$ PC + k + 1None1/2BRPLkBranch if Dusif $(N = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRGEkBranch if Creater or Equal, Signedif $(N = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRLTkBranch if Greater or Equal, Signedif $(N = V = 1)$ then PC $\leftarrow$ PC + k + 1None1/2BRHSkBranch if Hall Carry Flag Setif $(H = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRCCkBranch if Tag Setif $(T = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRTSkBranch if Tag Setif $(T = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRVSkBranch if Tag Setif $(T = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Tag Setif $(T = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRVSkBranch if Tag Setif $(T = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Interrupt Flag Iseredif $(V = 1)$ then PC $\leftarrow$ PC + k + 1<	BRNE	k	Branch if Not Equal	if (Z = 0) then PC	←	PC + k + 1	None	1 / 2
BRSHkBranch if Same or Higherif (C = 0) then PC $\leftarrow$ PC + k + 1None1/2BRLOkBranch if Lowerif (C = 1) then PC $\leftarrow$ PC + k + 1None1/2BRMIkBranch if Minusif (N = 1) then PC $\leftarrow$ PC + k + 1None1/2BRLkBranch if Greater or Equal, Signedif (N = V=0) then PC $\leftarrow$ PC + k + 1None1/2BRCEkBranch if Greater or Equal, Signedif (N = V=0) then PC $\leftarrow$ PC + k + 1None1/2BRLTkBranch if Greater or Equal, Signedif (N = V=0) then PC $\leftarrow$ PC + k + 1None1/2BRLSkBranch if Less Than, Signedif (N = V=1) then PC $\leftarrow$ PC + k + 1None1/2BRHSkBranch if Less Than, Signedif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRHCkBranch if Tag Setif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRHSkBranch if T Flag Setif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRTCkBranch if T Flag Clearedif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVSkBranch if Overflow Flag is Setif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Interrupt Enabledif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Interrupt Enabledif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Interrupt Enabledif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRIEk<	BRCS	k	Branch if Carry Set	if (C = 1) then PC	←	PC + k + 1	None	1/2
BRLOkBranch if Lowerif $(C = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRMIkBranch if Muusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRGEkBranch if Greater or Equal, Signedif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLTkBranch if Greater or Equal, Signedif $(N = V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLSkBranch if Less Than, Signedif $(N = V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Setif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRVCkBranch if Overflow Flag is Setif $(V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRVCkBranch if Interrupt Enabledif $(I = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRUCkBranch if Interrupt Enabledif $(I = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRUkBranch if Interrupt Enabledif $(I = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRUkBranch if Interrupt Enabledif $(I = 1)$ then $PC \leftarrow PC + k + 1$ None1/2 <td>BRCC</td> <td>k</td> <td>Branch if Carry Cleared</td> <td>if (C = 0) then PC</td> <td>←</td> <td>PC + k + 1</td> <td>None</td> <td>1 / 2</td>	BRCC	k	Branch if Carry Cleared	if (C = 0) then PC	←	PC + k + 1	None	1 / 2
BRMIkBranch if Minusif (N = 1) then PC ←PC + k + 1None1/2BRPLkBranch if Plusif (N = 0) then PC ←PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif (N = V = 0) then PC ←PC + k + 1None1/2BRLTkBranch if Less Than, Signedif (N = V = 0) then PC ←PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PC ←PC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC ←PC + k + 1None1/2BRTSkBranch if T Flag Setif (T = 1) then PC ←PC + k + 1None1/2BRTCkBranch if T Flag Setif (T = 0) then PC ←PC + k + 1None1/2BRTCkBranch if Overflow Flag is Setif (Y = 0) then PC ←PC + k + 1None1/2BRVCkBranch if Overflow Flag is Setif (Y = 0) then PC ←PC + k + 1None1/2BRUCkBranch if Interrupt Enabledif (Y = 0) then PC ←PC + k + 1None1/2BRDkBranch if Interrupt Enabledif (I = 0) then PC ←PC + k + 1None1/2BRDkBranch if Interrupt Enabledif (I = 0) then PC ←PC + k + 1None1/2BRDkBranch if Interrupt Enabledif (I = 0) then PC ←PC + k + 1None1/2BRDkBranch if Interrupt Enabledif (I = 0)	BRSH	k	Branch if Same or Higher	if (C = 0) then PC	←	PC + k + 1	None	1/2
BRPLkBranch if Plusif (N = 0) then PC $\leftarrow$ PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif (N = 0) then PC $\leftarrow$ PC + k + 1None1/2BRLTkBranch if Less Than, Signedif (N = 0) then PC $\leftarrow$ PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PC $\leftarrow$ PC + k + 1None1/2BRHCkBranch if Half Carry Flag Setif (H = 0) then PC $\leftarrow$ PC + k + 1None1/2BRTSkBranch if T Flag Setif (T = 0) then PC $\leftarrow$ PC + k + 1None1/2BRTCkBranch if T Flag Clearedif (T = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVSkBranch if Overflow Flag is Setif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Overflow Flag is Clearedif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Interrupt Enabledif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRUDkBranch if Interrupt Enabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRUDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRUDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRUDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRUDkBra	BRLO	k	Branch if Lower	if (C = 1) then PC	←	PC + k + 1	None	1/2
BRGEkBranch if Greater or Equal, Signedif (N $\otimes$ V= 0) then PCPC + PC + k+1None1/2BRLTkBranch if Less Than, Signedif (N $\otimes$ V= 1) then PCPC + k+1None1/2BRHSkBranch if Halt Carry Flag Setif (H = 1) then PCPC + k+1None1/2BRHCkBranch if Halt Carry Flag Clearedif (H = 0) then PCPC + k+1None1/2BRTSkBranch if T Flag Setif (T = 0) then PCPC + k+1None1/2BRTCkBranch if T Elag Clearedif (T = 0) then PCPC + k+1None1/2BRVSkBranch if Overflow Flag is Setif (V = 0) then PCPC + k+1None1/2BRVCkBranch if Overflow Flag is Clearedif (V = 0) then PCPC + k+1None1/2BRUCkBranch if Overflow Flag is Clearedif (V = 0) then PCPC + k+1None1/2BRUCkBranch if Interrupt Enabledif (U = 0) then PCPC + k+1None1/2BRUDkBranch if Interrupt Disabledif (I = 0) then PCPC + k+1None1/2BRUDkBranch if Interrupt Disabledif (I = 0) then PCPC + k+1None1/2BRUDkBranch if Interrupt Disabledif (I = 0) then PCPC + k+1None1/2BRUDkBranch if Interrupt Disabledif (I = 0) then PCPC + k+1None1/2BRUDRd, RrCopy Register PairRdRd </td <td>BRMI</td> <td>k</td> <td>Branch if Minus</td> <td>if (N = 1) then PC</td> <td>←</td> <td>PC + k + 1</td> <td>None</td> <td>1/2</td>	BRMI	k	Branch if Minus	if (N = 1) then PC	←	PC + k + 1	None	1/2
BRLTkBranch if Less Than, Signedif $(N \oplus V=1)$ then PCPC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PCPC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PCPC + k + 1None1/2BRTSkBranch if T Flag Setif (T = 1) then PCPC + k + 1None1/2BRTSkBranch if T Flag Clearedif (T = 0) then PCPC + k + 1None1/2BRVSkBranch if Overflow Flag is Setif (T = 0) then PCPC + k + 1None1/2BRVCkBranch if Overflow Flag is Clearedif (V = 0) then PCPC + k + 1None1/2BRUCkBranch if Interrupt Enabledif (I = 1) then PCPC + k + 1None1/2BRUDkBranch if Interrupt Enabledif (I = 0) then PCPC + k + 1None1/2BRUDkBranch if Interrupt Enabledif (I = 0) then PCPC + k + 1None1/2BRUDkBranch if Interrupt Enabledif (I = 0) then PCPC + k + 1None1/2BRUDkBranch if Interrupt Enabledif (I = 0) then PCPC + k + 1None1/2BRUDkBranch if Interrupt Enabledif (I = 0) then PCPC + k + 1None1/2BRUDkBranch if Interrupt Enabledif (I = 0) then PCPC + k + 1None1/2BUDRd, KLoad ImmediateRdRd	BRPL	k	Branch if Plus	if (N = 0) then PC	←	PC + k + 1	None	1/2
BRHSkBranch if Half Carry Flag Setif (H = 1) then PC $\leftarrow$ PC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC $\leftarrow$ PC + k + 1None1/2BRTSkBranch if T Flag Setif (T = 1) then PC $\leftarrow$ PC + k + 1None1/2BRTCkBranch if T Flag Clearedif (T = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVSkBranch if Overflow Flag is Setif (T = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Overflow Flag is Setif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRUCkBranch if Interrupt Enabledif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRIEkBranch if Interrupt Enabledif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Enabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Enabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Enabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Enabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Enabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDRd, RrCopy Register PairRd	BRGE	k	Branch if Greater or Equal, Signed	if (N $\oplus$ V= 0) then PC	←	PC + k + 1	None	1 / 2
BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC $\leftarrow$ PC + k + 1None1/2BRTSkBranch if T Flag Setif (T = 1) then PC $\leftarrow$ PC + k + 1None1/2BRTCkBranch if T Flag Clearedif (T = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVSkBranch if Overflow Flag is Setif (V = 1) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Overflow Flag is Setif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Interrupt Enabledif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Enabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkCopy RegisterRdRd $\leftarrow$ Rd + 1/2None1/2MOVRd, RrCopy RegisterRd + CRd + CRr + 1:RrNone1LDRd, KLoad Indirect and spaceRd + CKNone1LDRd, XLoad Indirect and Pre-Decrement $X \leftarrow X + 1$ None1LDRd, Y <td< td=""><td>BRLT</td><td>k</td><td>Branch if Less Than, Signed</td><td>if (N <math>\oplus</math> V= 1) then PC</td><td>←</td><td>PC + k + 1</td><td>None</td><td>1 / 2</td></td<>	BRLT	k	Branch if Less Than, Signed	if (N $\oplus$ V= 1) then PC	←	PC + k + 1	None	1 / 2
BRTSkBranch if T Flag Setif (T = 1) then PC $\leftarrow$ PC + k + 1None1/2BRTCkBranch if T Flag Clearedif (T = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVSkBranch if Overflow Flag is Setif (V = 1) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Overflow Flag is Setif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Overflow Flag is Clearedif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIEkBranch if Interrupt Enabledif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDKBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDRd, RrCopy Register PairRd $\leftarrow$ RrNone11LDRd, KLoad IndimediateRd $\leftarrow$ KNone11LDRd, KLoad Indirect and Post-IncrementRd $\leftarrow$ (X)None1(102)LDRd, YLoad Indirect and Post-IncrementRd $\leftarrow$ (X)None2(102)LDRd, Y+Load Indirect and Post-IncrementR	BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC	←	PC + k + 1	None	1 / 2
BRTCkBranch if T Flag Clearedif (T = 0) then PC $\leftarrow$ PC + k + 1None1/2BRVSkBranch if Overflow Flag is Setif (V = 1) then PC $\leftarrow$ PC + k + 1None1/2BRVCkBranch if Overflow Flag is Clearedif (V = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIEkBranch if Interrupt Enabledif (I = 1) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Enabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1/2BRIDRd, RrCopy Register PairRdRd + CRrNone11LDRd, KLoad InmediateRd + KRdNone2(1)(2)LDRd, XLoad Indirect and Post-Increment $Rd \leftarrow (X)$ KNone1(1)(2)LDRd, YLoad Indirect and Pre-Decrement $X \leftarrow X + 1$ $\leftarrow$ None2(1)(2)<	BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC	←	PC + k + 1	None	1/2
BRVSkBranch if Overflow Flag is Setif $(V = 1)$ then PC $\leftarrow$ PC + k + 1None1 / 2BRVCkBranch if Overflow Flag is Clearedif $(V = 0)$ then PC $\leftarrow$ PC + k + 1None1 / 2BRIEkBranch if Interrupt Enabledif $(I = 1)$ then PC $\leftarrow$ PC + k + 1None1 / 2BRIDkBranch if Interrupt Disabledif $(I = 0)$ then PC $\leftarrow$ PC + k + 1None1 / 2BRIDkBranch if Interrupt Disabledif $(I = 0)$ then PC $\leftarrow$ PC + k + 1None1 / 2Data TerrusterMOVRd, RrCopy RegisterRd $\leftarrow$ RrNone1MOVRd, RrCopy Register PairRd + 1:Rd $\leftarrow$ Rr + 1:RrNone1LDRd, KLoad InmediateRd $\leftarrow$ (k)None1LDRd, XLoad Indirect and Post-IncrementRd $\leftarrow$ (X)None1LDRd, YLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ , $\leftarrow$ $X - 1$ None1LDRd, YLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ , $\leftarrow$ (X)None2LDRd, YLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ , $\leftarrow$ (Y)None1LDRd, YLoad Indirect and Post-Increment $X \leftarrow X - 1$ , $\leftarrow$ (Y)None1LDRd, YLoad Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None11LDRd,	BRTS	k	Branch if T Flag Set	if (T = 1) then PC	←	PC + k + 1	None	1/2
BRVCkBranch if Overflow Flag is Clearedif $(V = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRIEkBranch if Interrupt Enabledif $(I = 1)$ then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif $(I = 0)$ then PC $\leftarrow$ PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif $(I = 0)$ then PC $\leftarrow$ PC + k + 1None1/2Data Turnster InstructionsMOVRd, RrCopy Register PairRd $\leftarrow$ RrNone1LDIRd, KLoad InmediateRd $\leftarrow$ KNone1LDSRd, kLoad Indirect from data spaceRd $\leftarrow$ (X)None1(1)(2)LDRd, X+Load Indirect and Post-Increment $X \leftarrow X \cdot 1$ , $\leftarrow X \cdot 1$ None1(1)(2)LDRd, YLoad Indirect and Pre-Decrement $X \leftarrow X \cdot 1$ , $\leftarrow X \cdot 1$ None2(1)(2)LDRd, YLoad Indirect and Post-Increment $X \leftarrow X \cdot 1$ , $\leftarrow X \cdot 1$ None2(1)(2)LDRd, YLoad Indirect and Post-Increment $X \leftarrow X \cdot 1$ , $\leftarrow X \cdot 1$ None2(1)(2)LDRd, YLoad Indirect and Post-Increment $X \leftarrow X \cdot 1$ , $\leftarrow X \cdot 1$ None1(1)(2)LDRd, YLoad Indirect and Post-Increment $X \leftarrow (Y) \leftarrow (Y)$ None1(1)(2)LDRd, Y+Load Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1(1)(2)	BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC	←	PC + k + 1	None	1/2
BRIEkBranch if Interrupt Enabledif (I = 1) then PC←PC + k + 1None1/2BRIDkBranch if Interrupt Disabledif (I = 0) then PC←PC + k + 1None1/2DataMOVRd, RrCopy RegisterDataRd←RrNone1MOVRd, RrCopy Register PairRd +1:Rd←Rr +1:RrNone1LDIRd, KLoad ImmediateRd←KNone1LDSRd, kLoad Indirect and Post-IncrementRd←(X)None1(1)(2)LDRd, X+Load Indirect and Pre-Decrement $X \leftarrow X - 1$ , $\leftarrow X - 1$ Rd $\leftarrow (X)$ None1(1)(2)LDRd, Y+Load Indirect and Post-Increment $X \leftarrow (Y)$ Rd $\leftarrow (Y)$ None1(1)(2)LDRd, Y+Load Indirect and Post-Increment $X \leftarrow (Y)$ Rd $\leftarrow (Y)$ None1(1)(2)	BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC	←	PC + k + 1	None	1 / 2
BRIDkBranch if Interrupt Disabledif (I = 0) then PC $\leftarrow$ PC + k + 1None1 / 2Data Transfer InstructionsMOVRd, RrCopy RegisterRd $\leftarrow$ RrNone1MOVRd, RrCopy Register PairRd +1:Rd $\leftarrow$ Rr+1:RrNone1LDIRd, KLoad ImmediateRd +1:Rd $\leftarrow$ Rr+1:RrNone1LDSRd, kLoad Indirect from data spaceRd $\leftarrow$ (k)None2(1)(2)LDRd, XLoad Indirect and Post-IncrementRd $\leftarrow$ (X)None1(1)(2)LDRd, X+Load Indirect and Pre-Decrement $X \leftarrow X - 1$ Rd $\leftarrow (X)$ None2(1)(2)LDRd, YLoad Indirect and Post-Increment $X \leftarrow X - 1$ Rd $\leftarrow (X)$ None1(1)(2)LDRd, YLoad Indirect and Post-Increment $X \leftarrow X - 1$ Rd $\leftarrow (X)$ None1(1)(2)LDRd, Y+Load Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1(1)(2)LDRd, Y+Load Indirect and Post-IncrementRd $\leftarrow (Y) \leftarrow (Y)$ None1(1)(2)	BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC	←	PC + k + 1	None	1/2
Data Transfer InstructionsMOVRd, RrCopy RegisterRdRdRrNone1MOVRd, RrCopy Register PairRd+1:Rd $\leftarrow$ Rr+1:RrNone1LDIRd, KLoad InmediateRd $\leftarrow$ KNone1LDSRd, kLoad Direct from data spaceRd $\leftarrow$ (k)None2( <sup>1</sup> )(2)LDRd, XLoad IndirectMost-IncrementRd $\leftarrow$ (X)None1( <sup>1</sup> )(2)LDRd, X+Load Indirect and Post-IncrementRd $\leftarrow$ (X)None1( <sup>1</sup> )(2)LDRd, Y+Load Indirect and Post-Increment $X \leftarrow X-1$ , $\leftarrow X-1$ , $\leftarrow X-1$ None2( <sup>1</sup> )(2)LDRd, Y+Load Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1( <sup>1</sup> )(2)LDRd, Y+Load Indirect and Post-IncrementRd $\leftarrow (Y) \leftarrow (Y)$ None1( <sup>1</sup> )(2)LDRd, Y+Load Indirect and Post-IncrementRd $\leftarrow (Y) \leftarrow (Y)$ None1( <sup>1</sup> )(2)	BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC	←	PC + k + 1	None	1/2
MOVRd, RrCopy RegisterRdRdRrNone1MOVWRd, RrCopy Register PairRd+1:Rd $\leftarrow$ Rr+1:RrNone1LDIRd, KLoad ImmediateRd $\leftarrow$ KNone1LDSRd, kLoad Direct from data spaceRd $\leftarrow$ (k)None2(1)(2)LDRd, XLoad IndirectRd $\leftarrow$ (X)None1(1)(2)LDRd, X+Load Indirect and Post-IncrementRd $\leftarrow$ (X)None1(1)(2)LDRd, -XLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ , $\leftarrow X - 1$ Rd $\leftarrow (X)$ None2(1)(2)LDRd, YLoad Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1(1)(2)LDRd, YLoad Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1(1)(2)LDRd, YLoad Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1(1)(2)LDRd, YLoad Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1(1)(2)	BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC	←	PC + k + 1	None	1/2
MOVWRd, RrCopy Register PairRd+1:Rd $\leftarrow$ Rr+1:RrNone1LDIRd, KLoad ImmediateRd $\leftarrow$ KNone1LDSRd, kLoad Direct from data spaceRd $\leftarrow$ (k)None2 <sup>(1)(2)</sup> LDRd, XLoad IndirectRdRd $\leftarrow$ (X)None1 <sup>(1)(2)</sup> LDRd, X+Load Indirect and Post-IncrementRd $\leftarrow$ (X)None1 <sup>(1)(2)</sup> LDRd, X+Load Indirect and Pre-Decrement $X \leftarrow X - 1$ $\leftarrow$ X one2 <sup>(1)(2)</sup> LDRd, YLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ $\leftarrow$ X one2 <sup>(1)(2)</sup> LDRd, YLoad Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1 <sup>(1)(2)</sup> LDRd, Y+Load Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1 <sup>(1)(2)</sup> LDRd, Y+Load Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None1 <sup>(1)(2)</sup>		-	Data T	ransfer Instructions			1	
LDIRd, KLoad ImmediateRdKNone1LDSRd, kLoad Direct from data spaceRd $\leftarrow$ (k)None $2^{(1)(2)}$ LDRd, XLoad IndirectRd $\leftarrow$ (X)None $1^{(1)(2)}$ LDRd, X+Load Indirect and Post-IncrementRd $\leftarrow$ (X)None $1^{(1)(2)}$ LDRd, X+Load Indirect and Pre-Decrement $X \leftarrow X + 1$ None $1^{(1)(2)}$ LDRd, -XLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ , $\leftarrow X - 1$ None $2^{(1)(2)}$ LDRd, YLoad Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None $1^{(1)(2)}$ LDRd, Y+Load Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None $1^{(1)(2)}$	MOV	Rd, Rr	Copy Register	Rd	←	Rr	None	1
LDSRd, kLoad Direct from data spaceRd $\leftarrow$ (k)None $2^{(1)(2)}$ LDRd, XLoad IndirectRdRd $\leftarrow$ (X)None $1^{(1)(2)}$ LDRd, X+Load Indirect and Post-IncrementRd $\leftarrow$ (X) XNone $1^{(1)(2)}$ LDRd, X+Load Indirect and Post-IncrementRd $\leftarrow$ (X) XNone $1^{(1)(2)}$ LDRd, XLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ Rd $\leftarrow$ (X)None $2^{(1)(2)}$ LDRd, YLoad Indirect and Post-IncrementRd $\leftarrow$ (Y)None $1^{(1)(2)}$ LDRd, Y+Load Indirect and Post-IncrementRd $\leftarrow$ (Y)None $1^{(1)(2)}$	MOVW	Rd, Rr	Copy Register Pair	Rd+1:Rd	←	Rr+1:Rr	None	1
LDRd, XLoad IndirectRdK(X)None $1^{(1)(2)}$ LDRd, X+Load Indirect and Post-IncrementRd $\leftarrow$ (X)None $1^{(1)(2)}$ LDRd, X+Load Indirect and Pre-Decrement $\begin{array}{c} X \leftarrow X + 1 \\ Rd \leftarrow (X) \leftarrow (X) \end{array}$ None $1^{(1)(2)}$ LDRd, YLoad Indirect and Pre-Decrement $\begin{array}{c} X \leftarrow X - 1 \\ Rd \leftarrow (X) \leftarrow (X) \end{array}$ None $2^{(1)(2)}$ LDRd, YLoad Indirect and Post-Increment $\begin{array}{c} Rd \leftarrow (Y) \leftarrow (Y) \end{array}$ None $1^{(1)(2)}$ LDRd, Y+Load Indirect and Post-Increment $\begin{array}{c} Rd \leftarrow (Y) \leftarrow (Y) \end{array}$ None $1^{(1)(2)}$	LDI	Rd, K	Load Immediate	Rd	←	К	None	1
LDRd, X+Load Indirect and Post-IncrementRd $\leftarrow$ $(X)$ None $1^{(1)(2)}$ LDRd, -XLoad Indirect and Pre-Decrement $X \leftarrow X + 1$ None $2^{(1)(2)}$ LDRd, YLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ , $\leftarrow X - 1$ $Rd \leftarrow (X) \leftarrow (X)$ None $2^{(1)(2)}$ LDRd, YLoad Indirect and Post-Increment $Rd \leftarrow (Y) \leftarrow (Y)$ None $1^{(1)(2)}$ LDRd, Y+Load Indirect and Post-Increment $Rd \leftarrow (Y)$ None $1^{(1)(2)}$	LDS	Rd, k	Load Direct from data space	Rd	←	(k)	None	2 <sup>(1)(2)</sup>
LDRd, -XLoad Indirect and Pre-Decrement $X \leftarrow X + 1$ None $2^{(1)(2)}$ LDRd, YLoad IndirectRd $Rd \leftarrow (Y) \leftarrow (Y)$ None $1^{(1)(2)}$ LDRd, Y+Load Indirect and Post-IncrementRd $\leftarrow (Y)$ $Rd \leftarrow (Y)$ None $1^{(1)(2)}$	LD	Rd, X	Load Indirect	Rd	←	(X)	None	1 <sup>(1)(2)</sup>
LDRd, -XLoad Indirect and Pre-Decrement $X \leftarrow X - 1$ , $\leftarrow X - 1$ $Rd \leftarrow (X)$ None $2^{(1)(2)}$ LDRd, YLoad Indirect $Rd \leftarrow (Y) \leftarrow (Y)$ None $1^{(1)(2)}$ LDRd, Y+Load Indirect and Post-IncrementRd $\leftarrow (Y)$ None $1^{(1)(2)}$	LD	Rd, X+	Load Indirect and Post-Increment				None	1 <sup>(1)(2)</sup>
LDRd, YLoad IndirectRd (Y)(Y)None $1^{(1)(2)}$ LDRd, Y+Load Indirect and Post-IncrementRd (Y)None $1^{(1)(2)}$	LD	Rd, -X	Load Indirect and Pre-Decrement	X ← X - 1,	←	X - 1	None	2 <sup>(1)(2)</sup>
	LD	Rd, Y	Load Indirect	$Rd \gets (Y)$	←		None	1 <sup>(1)(2)</sup>
	LD	Rd, Y+	Load Indirect and Post-Increment	Rd Y	← ←		None	1 <sup>(1)(2)</sup>



Mnemonics	Operands	Description	Opera	ation		Flags	#Clocks
LD	Rd, -Y	Load Indirect and Pre-Decrement	Y Rd	$\stackrel{\leftarrow}{\leftarrow}$	Y - 1 (Y)	None	2 <sup>(1)(2)</sup>
LDD	Rd, Y+q	Load Indirect with Displacement	Rd	←	(Y + q)	None	2 <sup>(1)(2)</sup>
LD	Rd, Z	Load Indirect	Rd	←	(Z)	None	1 <sup>(1)(2)</sup>
LD	Rd, Z+	Load Indirect and Post-Increment	Rd Z	← ←	(Z), Z+1	None	1 <sup>(1)(2)</sup>
LD	Rd, -Z	Load Indirect and Pre-Decrement	Z Rd	← ←	Z - 1, (Z)	None	2 <sup>(1)(2)</sup>
LDD	Rd, Z+q	Load Indirect with Displacement	Rd	←	(Z + q)	None	2 <sup>(1)(2)</sup>
STS	k, Rr	Store Direct to Data Space	(k)	←	Rd	None	2 <sup>(1)</sup>
ST	X, Rr	Store Indirect	(X)	←	Rr	None	1 <sup>(1)</sup>
ST	X+, Rr	Store Indirect and Post-Increment	(X) X	$\stackrel{\leftarrow}{\leftarrow}$	Rr, X + 1	None	1 <sup>(1)</sup>
ST	-X, Rr	Store Indirect and Pre-Decrement	X (X)	← ←	X - 1, Rr	None	2 <sup>(1)</sup>
ST	Y, Rr	Store Indirect	(Y)	←	Rr	None	1(1)
ST	Y+, Rr	Store Indirect and Post-Increment	(Y) Y	$\stackrel{\leftarrow}{\leftarrow}$	Rr, Y + 1	None	1 <sup>(1)</sup>
ST	-Y, Rr	Store Indirect and Pre-Decrement	Y (Y)	← ←	Y - 1, Rr	None	2 <sup>(1)</sup>
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q)	$\leftarrow$	Rr	None	2 <sup>(1)</sup>
ST	Z, Rr	Store Indirect	(Z)	←	Rr	None	1 <sup>(1)</sup>
ST	Z+, Rr	Store Indirect and Post-Increment	(Z) Z	← ←	Rr Z + 1	None	1 <sup>(1)</sup>
ST	-Z, Rr	Store Indirect and Pre-Decrement	Z	←	Z - 1	None	2 <sup>(1)</sup>
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q)	←	Rr	None	2 <sup>(1)</sup>
LPM		Load Program Memory	R0	~	(Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd	←	(Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Increment	Rd Z	← ←	(Z), Z + 1	None	3
ELPM		Extended Load Program Memory	R0	~	(RAMPZ:Z)	None	3
ELPM	Rd, Z	Extended Load Program Memory	Rd	←	(RAMPZ:Z)	None	3
ELPM	Rd, Z+	Extended Load Program Memory and Post- Increment	Rd Z	← ←	(RAMPZ:Z), Z + 1	None	3
SPM		Store Program Memory	(RAMPZ:Z)	←	R1:R0	None	-
SPM	Z+	Store Program Memory and Post-Increment by 2	(RAMPZ:Z) Z	← ←	R1:R0, Z + 2	None	-
IN	Rd, A	In From I/O Location	Rd	←	I/O(A)	None	1
OUT	A, Rr	Out To I/O Location	I/O(A)	←	Rr	None	1
PUSH	Rr	Push Register on Stack	STACK	←	Rr	None	1 <sup>(1)</sup>
POP	Rd	Pop Register from Stack	Rd	- ←	STACK	None	2 <sup>(1)</sup>
		Bit and Bit-	test Instructions			I	
LSL	Rd	Logical Shift Left	Rd(n+1) Rd(0) C	↓ ↓ ↓	Rd(n), 0, Rd(7)	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right	Rd(n) Rd(7) C	← ← ←	Rd(n+1), 0, Rd(0)	Z,C,N,V	1



# XMEGA A3

Mnemonics	Operands	Description	Opera	tion		Flags	#Clocks
ROL	Rd	Rotate Left Through Carry	Rd(0) Rd(n+1) C	$\begin{array}{c} \leftarrow \\ \leftarrow \\ \leftarrow \end{array}$	C, Rd(n), Rd(7)	Z,C,N,V,H	1
ROR	Rd	Rotate Right Through Carry	Rd(7) Rd(n) C	$\leftarrow \leftarrow \leftarrow$	C, Rd(n+1), Rd(0)	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n)	←	Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)	$\leftrightarrow$	Rd(74)	None	1
BSET	s	Flag Set	SREG(s)	←	1	SREG(s)	1
BCLR	S	Flag Clear	SREG(s)	←	0	SREG(s)	1
SBI	A, b	Set Bit in I/O Register	I/O(A, b)	←	1	None	1
CBI	A, b	Clear Bit in I/O Register	I/O(A, b)	←	0	None	1
BST	Rr, b	Bit Store from Register to T	Т	←	Rr(b)	Т	1
BLD	Rd, b	Bit load from T to Register	Rd(b)	←	т	None	1
SEC		Set Carry	С	←	1	С	1
CLC		Clear Carry	C	←	0	С	1
SEN		Set Negative Flag	N	←	1	Ν	1
CLN		Clear Negative Flag	N	$\leftarrow$	0	N	1
SEZ		Set Zero Flag	Z	$\leftarrow$	1	Z	1
CLZ		Clear Zero Flag	Z	$\leftarrow$	0	Z	1
SEI		Global Interrupt Enable	I	$\leftarrow$	1	I	1
CLI		Global Interrupt Disable	I	←	0	I	1
SES		Set Signed Test Flag	S	$\leftarrow$	1	S	1
CLS		Clear Signed Test Flag	S	←	0	S	1
SEV		Set Two's Complement Overflow	V	←	1	V	1
CLV		Clear Two's Complement Overflow	V	←	0	V	1
SET		Set T in SREG	Т	←	1	Т	1
CLT		Clear T in SREG	Т	←	0	Т	1
SEH		Set Half Carry Flag in SREG	Н	←	1	Н	1
CLH		Clear Half Carry Flag in SREG	Н	←	0	Н	1
		MCU	Control Instructions				·
BREAK		Break	(See specific des	scr. for	BREAK)	None	1
NOP		No Operation				None	1
SLEEP		Sleep	(see specific de	scr. fo	or Sleep)	None	1
WDR		Watchdog Reset	(see specific de	scr. fc	or WDR)	None	1


Notes: 1. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.

2. One extra cycle must be added when accessing Internal SRAM.




# 33. Packaging information

## 33.1 64A





#### 33.2 64M2





# 34. Electrical Characteristics

All typical values are measured at  $T = 25^{\circ}C$  unless other temperature condition is given. All minimum and maximum values are valid across operating temperature and voltage unless other conditions are given.

\*NOTICE:

#### 34.1 Absolute Maximum Ratings\*

Operating Temperature55°C to +125°C
Storage Temperature
Voltage on any Pin with respect to Ground0.5V to $\rm V_{\rm CC}\text{+}0.5V$
Maximum Operating Voltage 3.6V
DC Current per I/O Pin 20.0 mA
DC Current $V_{\text{CC}}$ and GND Pins 200.0 mA

#### Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Stresses beyond those listed under "Absolute

### 34.2 DC Characteristics

#### **Table 34-1.**Current Consumption

Symbol	Parameter	Condition			Min	Тур	Max	Units
		Active		$V_{\rm CC} = 1.8V$	25			
			32 kHz, Ext. Clk	$V_{\rm CC} = 3.0 V$		71		
				$V_{\rm CC} = 1.8V$		317		
			1 MHz, Ext. Clk	$V_{\rm CC} = 3.0 V$		697		μA
				$V_{\rm CC} = 1.8V$		613	800	
			2 MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		1340	1800	
	Devicer Currently Current(1)		32 MHz, Ext. Clk	$V_{\rm CC} = 3.0 V$		15.7	18	mA
	Power Supply Current <sup>(1)</sup>	Idle	Idle 32 kHz, Ext. Clk	$V_{\rm CC} = 1.8V$		3.6		μΑ
				$V_{\rm CC} = 3.0 V$		6.9		
I <sub>CC</sub>				$V_{\rm CC} = 1.8V$		112		
			1 MHz, Ext. Clk	$V_{\rm CC} = 3.0 V$		215		
				$V_{\rm CC} = 1.8V$		224	350	
			2 MHz, Ext. Clk	$V_{\rm CC} = 3.0 V$		430	650	
			32 MHz, Ext. Clk	$V_{\rm CC} = 3.0 V$		6.9	8	mA
		All Fun	ctions Disabled, T = 25°C	$V_{\rm CC} = 3.0 V$		0.1	3	
		All Fun	ctions Disabled, T = 85°C	$V_{\rm CC} = 3.0 V$		1.75	5	
	Power-down mode	V <sub>C</sub>		$V_{\rm CC} = 1.8V$		1	6	μA
		ULP, W	/DT, Sampled BOD, T = 25°C	$V_{\rm CC} = 3.0 V$		1	6	
		ULP, W	/DT, Sampled BOD, T=85°C	$V_{\rm CC} = 3.0 V$		2.7	10	



Table 34-1. Current Consumption (Continued)

Symbol	I Parameter Condition		Min	Тур	Max	Unit		
		RTC 1 kHz from Low Power 32kHz	V <sub>CC</sub> = 1.8V		0.5	4		
	Power-save mode	TOSC, T = 25°C	$V_{\rm CC} = 3.0 V$		0.7	4		
I <sub>CC</sub>		RTC from Low Power 32kHz TOSC	$V_{CC} = 3.0V$		1.16		μA	
	Reset Current Consumption	without Reset pull-up resistor current	V <sub>CC</sub> = 3.0V		1300			
Module c	urrent consumption <sup>(2)</sup>		1	4				
	RC32M							
	RC32M w/DFLL	Internal 32.768kHz oscillator as DFLL	source		594			
	RC2M				101			
	RC2M w/DFLL	Internal 32.768kHz oscillator as DFLL source			134			
	RC32K				27		1	
	PLL	Multiplication factor = 10x			202			
	Watchdog normal mode				1		μA	
	BOD Continuous mode				128		_ μ	
	BOD Sampled mode				1			
	Internal 1.00 V ref				80			
	Temperature reference							
	RTC with int. 32kHz RC as source	No prescaling		27				
I <sub>CC</sub>	RTC with ULP as source	No prescaling		1				
00	ADC	250 kS/s - Int. 1V Ref		2.9				
	DAC Normal Mode	1000 kS/s, Single channel, Int. 1V Ref		1.8		1		
	DAC Low-Power Mode	1000 KS/s, Single channel, Int. 1V Ref		0.95		m		
	DAC S/H Normal Mode	Int.1.1V Ref, Refresh 16CLK			2.9		1	
	DAC Low-Power Mode S/H	Int. 1.1V Ref, Refresh 16CLK			1.1		1	
	AC High-speed				195			
	AC Low-power				103		]	
	USART	Rx and Tx enabled, 9600 BAUD			5.4		]	
	DMA				128		- μ/	
	Timer/Counter	Prescaler DIV1			20		1	
	AES				223		]	
	Flash/EEPROM	Vcc = 2V			25		_	
	Programming Vcc = 3V			33		- m		

Notes: 1. All Power Reduction Registers set.

2. All parameters measured as the difference in current consumption between module enabled and disabled. All data at  $V_{CC} = 3.0V$ , Clk<sub>SYS</sub> = 1MHz External clock with no prescaling.




## 34.3 Operating Voltage and Frequency

Table 54-2. Operating voltage and nequency							
Symbol	Parameter	Condition	Min	Тур	Max	Units	
Clk <sub>CPU</sub>	CPU clock frequency	$V_{\rm CC} = 1.6 V$	0		12		
		$V_{\rm CC} = 1.8V$	0		12	N411-	
		$V_{\rm CC} = 2.7 V$	0		32	MHz	
		V <sub>CC</sub> = 3.6V	0		32		

 Table 34-2.
 Operating voltage and frequency

The maximum CPU clock frequency of the Atmel<sup>®</sup> AVR<sup>®</sup> XMEGA A3 devices is depending on  $V_{CC}$ . As shown in Figure 34-1 on page 65 the Frequency vs.  $V_{CC}$  curve is linear between  $1.8V < V_{CC} < 2.7V$ .







## 34.4 Flash and EEPROM Memory Characteristics

Symbol	Parameter	Condit	ion	Min	Тур	Max	Units
			25°C	10K			
		Write/Erase cycles	85°C	10K			Cycle
Flash	Data retention	25°C	100			Year	
		55°C	25				
		Write/Erase cycles	25°C	80K			
			85°C	30K			Cycle
EEPROM	EEPROM		25°C	100			N
		Data retention	55°C	25			Year

#### Table 34-3. Endurance and Data Retention

#### Table 34-4. Programming time

Symbol	Parameter Condition		Min	Typ <sup>(1)</sup>	Max	Units
	Chip Erase Flash, EEPROM <sup>(2)</sup> and SRAM Erase			40		
		Page Erase		6		
Flash		Page Write		6		
	Page WriteAutomatic Page Erase and Write		12		ms	
		Page Erase		6		
EEPROM	EEPROM	Page Write		6		
		Page WriteAutomatic Page Erase and Write		12		1

Notes: 1. Programming is timed from the internal 2MHz oscillator.

2. EEPROM is not erased if the EESAVE fuse is programmed.



## 34.5 ADC Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
RES	Resolution	Programmable: 8/12	8	12	12	Bits
INL	Integral Non-Linearity	Differential mode, 500ksps	-5	±2	5	
DNL	Differential Non-Linearity	Differential mode, 500ksps		< ±1		LSB
	Gain Error			< ±10		
	Offset Error			< ±2		mV
ADC <sub>clk</sub>	ADC Clock frequency	Max is 1/4 of Peripheral Clock			2000	kHz
	Conversion rate				2000	ksps
	Conversion time (propagation delay)	(RES+2)/2+GAIN RES = 8 or 12, GAIN = 0, 1, 2 or 3	5	7	8	ADC <sub>clk</sub> cycles
	Sampling Time	1/2 ADC <sub>clk</sub> cycle	0.25			μS
	Conversion range		0		VREF	
AVCC	Analog Supply Voltage		V <sub>cc</sub> -0.3		V <sub>cc</sub> +0.3	V
VREF	Reference voltage		1.0		V <sub>cc</sub> -0.6	
INT1V	Internal 1.00V reference <sup>(1)</sup>			1.00		
INTVCC	Internal V <sub>CC</sub> /1.6			V <sub>CC</sub> /1.6		V
SCALEDVCC	Scaled internal V <sub>CC</sub> /10 input			V <sub>CC</sub> /10		
R <sub>AREF</sub>	Reference input resistance			> 10		MΩ
	Start-up time			12	24	ADC <sub>clk</sub> cycles
	Internal input sampling speed	Temp. sensor, V <sub>CC</sub> /10, Bandgap			100	ksps

Note: 1. Refer to "Bandgap Characteristics" on page 68 for more parameter details.

 Table 34-6.
 ADC Gain Stage Characteristics

Symbol	Parameter	С	Condition		Тур	Max	Units
	Gain error	1 to 64 gain	1 to 64 gain		< ±1		%
	Offset error				< ±1		
	Noise level at input	<u>.</u>	VREF = Int. 1V		0.12		mV
Vrms		64x gain	VREF = Ext. 2V		0.06		
	Clock rate	Same as AD	С			1000	kHz



## 34.6 DAC Characteristics

Symbol	Parameter	Сог	ndition	Min	Тур	Max	Units
INL	Integral Non-Linearity	$V_{CC} = 1.6-3.6V$	VREF = Ext. ref		5		
DNL	Differential Nen Linearity	V 1626V	VREF = Ext. ref		<±1		LSB
DINL	Differential Non-Linearity	$V_{\rm CC} = 1.6-3.6V$	VREF= AV <sub>CC</sub>				-
F <sub>clk</sub>	Conversion rate					1000	ksps
AREF	External reference voltage			1.1		AV <sub>CC</sub> -0.6	V
	Reference input impedance				>10		MΩ
	Max output voltage	$R_{load}$ =100k $\Omega$			AV <sub>CC</sub> *0.98		v
	Min output voltage	$R_{load}$ =100k $\Omega$			0.015		V
	Offset factory calibration accuracy	Continues mode, V <sub>CC</sub> =3.0V, VREF = Int 1.00V, T=85°C			±0.5		
	Gain factory calibration accuracy				±2.5		LSB

# 34.7 Analog Comparator Characteristics

Table 34-8.	Analog Comparato	<sup>r</sup> Characteristics
-------------	------------------	------------------------------

Symbol	Parameter	Condition		Min	Тур	Max	Units
V <sub>off</sub>	Input Offset Voltage	V <sub>CC</sub> = 1.6 - 3.6V			<±10		mV
I <sub>lk</sub>	Input Leakage Current	V <sub>CC</sub> = 1.6 - 3.6V			< 1000		pА
V <sub>hys1</sub>	Hysteresis, No	V <sub>CC</sub> = 1.6 - 3.6V			0		
V <sub>hys2</sub>	Hysteresis, Small	V <sub>CC</sub> = 1.6 - 3.6V	mode = HS		20		mV
V <sub>hys3</sub>	Hysteresis, Large	V <sub>CC</sub> = 1.6 - 3.6V	mode = HS		40		
		V <sub>CC</sub> = 3.0V, T= 85°C	mode = HS			100	
t <sub>delay</sub>	Propagation delay	V <sub>CC</sub> = 1.6 - 3.6V	mode = HS		110		ns
		V <sub>CC</sub> = 1.6 - 3.6V	mode = LP		175		

# 34.8 Bandgap Characteristics

Table 34-9.	Bandgap	Voltage	Characteristics
-------------	---------	---------	-----------------

Symbol	Parameter	Condition	Min	Тур	Max	Units
	Developer startur times	As reference for ADC or DAC	1 C	lk_PER + 2	2.5µs	
	Bandgap startup time	As input to AC or ADC		1.5		μs
	Bandgap voltage			1.1		V
INT1V	Internal 1.00V reference	T= 85°C, After calibration	0.99	1	1.01	V
	Variation over voltage and temperature	$V_{CC} = 1.6 - 3.6V, T = -40^{\circ}C \text{ to } 85^{\circ}C$		±2		%



# 34.9 Brownout Detection Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
	BOD level 0 falling Vcc		1.62	1.63	1.7	
	BOD level 1 falling Vcc			1.9		
	BOD level 2 falling Vcc			2.17		
	BOD level 3 falling Vcc			2.43		V
	BOD level 4 falling Vcc			2.68		V
	BOD level 5 falling Vcc			2.96		
	BOD level 6 falling Vcc			3.22		
	BOD level 7 falling Vcc			3.49		
	Hysteresis	BOD level 0-5		1		%

#### Table 34-10. Brownout Detection Characteristics<sup>(1)</sup>

Note: 1. BOD is calibrated at 85°C within BOD level 0 values, and BOD level 0 is the default level.

# 34.10 PAD Characteristics

### Table 34-11.PAD Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units	
V	Input High Voltage	V <sub>CC</sub> = 2.4 - 3.6V	0.7*V <sub>CC</sub>		V <sub>CC</sub> +0.5		
V <sub>IH</sub>	Input High Voltage	$V_{\rm CC} = 1.6 - 2.4 V$	0.8*V <sub>CC</sub>		V <sub>CC</sub> +0.5		
V	Innut Low Voltage	V <sub>CC</sub> = 2.4 - 3.6V	-0.5		0.3*V <sub>CC</sub>		
$V_{IL}$	V <sub>IL</sub> Input Low Voltage	V <sub>CC</sub> = 1.6 - 2.4V	-0.5		0.2*V <sub>CC</sub>		
		I <sub>OH</sub> = 15 mA, V <sub>CC</sub> = 3.3V		0.4	0.76		
V <sub>OL</sub>	V <sub>OL</sub> Output Low Voltage GPIO	I <sub>OH</sub> = 10 mA, V <sub>CC</sub> = 3.0V		0.3	0.64	V	
		I <sub>OH</sub> = 5 mA, V <sub>CC</sub> = 1.8V		0.2	0.46		
		I <sub>OH</sub> = -8 mA, V <sub>CC</sub> = 3.3V	2.6	2.9			
V <sub>OH</sub>	Output High Voltage GPIO	I <sub>OH</sub> = -6 mA, V <sub>CC</sub> = 3.0V	2.1	2.7			
		I <sub>OH</sub> = -2 mA, V <sub>CC</sub> = 1.8V	1.4	1.6			
I <sub>IL</sub>	Input Leakage Current I/O pin			<0.001	1		
I <sub>IH</sub>	Input Leakage Current I/O pin			<0.001	1	μA	
R <sub>P</sub>	I/O pin Pull/Buss keeper Resistor			20		L.O.	
R <sub>RST</sub>	Reset pin Pull-up Resistor			20		kΩ	
	Input hysteresis			0.5		V	



## 34.11 POR Characteristics

Table 34-12. Power-on Reset Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
V	DOD throughold voltage falling V	$V_{CC}$ falls faster than 1V/ms	0.4	0.8		
V <sub>POT-</sub>	POR threshold voltage falling $V_{CC}$	$V_{CC}$ falls at 1V/ms or slower	0.8	1.3		V
V <sub>POT+</sub>	POR threshold voltage rising $\mathrm{V}_{\mathrm{CC}}$			1.3	1.59	V

### 34.12 Reset Characteristics

Table 34-13. Reset Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
	Minimum reset pulse width			90	1000	ns
	Reset threshold voltage	V <sub>CC</sub> = 2.7 - 3.6V		0.45*V <sub>CC</sub>		V
		V <sub>CC</sub> = 1.6 - 2.7V		0.42*V <sub>CC</sub>		V

# 34.13 Oscillator Characteristics

Table 34-14.	Internal 32.768kHz Oscillator Characteristics
--------------	-----------------------------------------------

Symbol	Parameter	Condition	Min	Тур	Max	Units
	Accuracy	$T = 85^{\circ}C$ , $V_{CC} = 3V$ , After production calibration	-0.5		0.5	%

#### Table 34-15. Internal 2MHz Oscillator Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
	Accuracy	T = $85^{\circ}$ C, V <sub>CC</sub> = 3V, After production calibration	-1.5		1.5	%
	DFLL Calibration step size	$T = 25^{\circ}C, V_{CC} = 3V$		0.15		

Table 34-16. Internal 32MHz Oscillator Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
	Accuracy	$T = 85^{\circ}C$ , $V_{CC} = 3V$ , After production calibration	-1.5		1.5	%
	DFLL Calibration stepsize	$T = 25^{\circ}C, V_{CC} = 3V$		0.2		

#### Table 34-17. Internal 32kHz, ULP Oscillator Characteristics


Symbol	Parameter	Condition	Min	Тур	Max	Units
	Output frequency 32kHz ULP OSC	$T = 85^{\circ}C, V_{CC} = 3.0V$		26		kHz




Symbol	Parameter	Condition	Min	Тур	Max	Units
SF	Safety factor	Capacitive load matched to crystal specification	3			
	ESR/R <sub>1</sub> Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	ko
ESR/R <sub>1</sub>		Crystal load capacitance 9.0pF			35	- kΩ
	Input capacitance between TOSC	Normal mode		1.7		
C <sub>IN_TOSC</sub>	pins	Low power mode		2.2		pF

Table 34-18. External 32.768kHz Crystal Oscillator and TOSC characteristics

Note: 1. See Figure 34-2 on page 71 for definition





The input capacitance between the TOSC pins is CL1 + CL2 in series as seen from the crystal when oscillating without external capacitors.

Table 34-19.	Device wake-up time from sleep
--------------	--------------------------------

Symbol	Parameter	Condition <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Мах	Units
	Idle Sleep, Standby and Extended Standby sleep mode	Int. 32.768 kHz RC		130		μS
		Int. 2 MHz RC		2		
		Ext. 2 MHz Clock		2		
		Int. 32 MHz RC		0.17		
	Power-save and Power-down Sleep mode	Int. 32.768 kHz RC		320		
		Int. 2 MHz RC		10.3		
		Ext. 2 MHz Clock		4.5		
		Int. 32 MHz RC		5.8		


Notes: 1. Non-prescaled System Clock source.


2. Time from pin change on external interrupt pin to first available clock cycle. Additional interrupt response time is minimum 5 system clock source cycles.




# **35. Typical Characteristics**

## 35.1 Active Supply Current














Figure 35-3.Active Supply Current vs. Vcc $f_{SYS} = 1.0 MHz$  External Clock








Figure 35-5.Active Supply Current vs. Vcc $f_{SYS} = 2.0 MHz$  internal RC






Figure 35-6. Active Supply Current vs. Vcc  $f_{SYS} = 32 \text{ MHz internal RC prescaled to 8 MHz}$ 






**Figure 35-7.** Active Supply Current vs. Vcc  $f_{SYS} = 32 MHz$  internal RC



## 35.2 Idle Supply Current

Figure 35-8.Idle Supply Current vs. Frequency $f_{SYS} = 0 - 1.0 \text{ MHz}, T = 25 \degree C$ 










Figure 35-9. Idle Supply Current vs. Frequency







**Figure 35-11.** Idle Supply Current vs. Vcc  $f_{SYS} = 32.768 \text{ kHz internal RC}$ 




Figure 35-12. Idle Supply Current vs. Vcc  $f_{SYS} = 2.0 \text{ MHz internal RC}$ 






Figure 35-13. Idle Supply Current vs. Vcc  $f_{SYS} = 32 \text{ MHz internal RC prescaled to 8 MHz}$ 





Figure 35-14. Idle Supply Current vs. Vcc  $f_{SYS} = 32 MHz$  internal RC





## 35.3 Power-down Supply Current






Figure 35-15. Power-down Supply Current vs. Temperature







## 35.4 Power-save Supply Current






Figure 35-17. Power-save Supply Current vs. Temperature With WDT, sampled BOD and RTC from ULP enabled

## 35.5 Pin Pull-up











Figure 35-19. Reset Pull-up Resistor Current vs. Reset Pin Voltage  $V_{CC} = 3.0V$ 







## 35.6 Pin Output Voltage vs. Sink/Source Current







Figure 35-21. I/O Pin Output Voltage vs. Source Current













Figure 35-24. I/O Pin Output Voltage vs. Sink Current










Figure 35-25. I/O Pin Output Voltage vs. Sink Current







## 35.7 Pin Thresholds and Hysteresis





Figure 35-27. I/O Pin Input Threshold Voltage vs.  $V_{CC}$  $V_{IH}$  - I/O Pin Read as "1"











Figure 35-29. I/O Pin Input Hysteresis vs.  $V_{\rm CC}$ 













**Figure 35-31.** Reset Input Threshold Voltage vs. V<sub>CC</sub> V<sub>IL</sub> - I/O Pin Read as "0"

## 35.8 Bod Thresholds

**Figure 35-32.** BOD Thresholds vs. Temperature BOD Level = 1.6V








#### Figure 35-33. BOD Thresholds vs. Temperature BOD Level = 2.9V

#### **Oscillators and Wake-up Time** 35.9

#### 35.9.1 Internal 32.768 kHz Oscillator



96

128


RC32KCAL[7..0]

160

192

224

256






64


0


32

#### 35.9.2 Internal 2 MHz Oscillator




**Figure 35-35.** Internal 2 MHz Oscillator CALA Calibration Step Size T = -40 to 85°C,  $V_{CC} = 3V$ 









#### 35.9.3 Internal 32 MHZ Oscillator



**Figure 35-37.** Internal 32 MHz Oscillator CALA Calibration Step Size T = -40 to 85 °C,  $V_{CC} = 3V$ 







## 35.10 Module current consumption

Figure 35-39. AC current consumption vs. Vcc Low-power Mode





Figure 35-40. Power-up current consumption vs. Vcc





## 35.11 Reset Pulsewidth





Figure 35-41. Minimum Reset Pulse Width vs. Vcc

## 35.12 PDI Speed

Figure 35-42. PDI Speed vs. Vcc





## 36. Errata

## 36.1 ATxmega256A3

36.1.1 rev. E

- Bandgap voltage input for the ACs can not be changed when used for both ACs simultaneously
- VCC voltage scaler for AC is non-linear
- ADC has increased INL error for some operating conditions
- ADC gain stage output range is limited to 2.4 V
- ADC Event on compare match non-functional
- Bandgap measurement with the ADC is non-functional when VCC is below 2.7V
- Accuracy lost on first three samples after switching input to ADC gain stage
- Configuration of PGM and CWCM not as described in XMEGA A Manual
- · PWM is not restarted properly after a fault in cycle-by-cycle mode
- · BOD will be enabled at any reset
- DAC is nonlinear and inaccurate when reference is above 2.4V or VCC 0.6V
- · DAC has increased INL or noise for some operating conditions
- DAC refresh may be blocked in S/H mode
- · Conversion lost on DAC channel B in event triggered mode
- EEPROM page buffer always written when NVM DATA0 is written
- · Pending full asynchronous pin change interrupts will not wake the device
- Pin configuration does not affect Analog Comparator Output
- NMI Flag for Crystal Oscillator Failure automatically cleared
- · Crystal start-up time required after power-save even if crystal is source for RTC
- · RTC Counter value not correctly read after sleep
- · Pending asynchronous RTC-interrupts will not wake up device
- TWI Transmit collision flag not cleared on repeated start
- Clearing TWI Stop Interrupt Flag may lock the bus
- TWI START condition at bus timeout will cause transaction to be dropped
- TWI Data Interrupt Flag (DIF) erroneously read as set
- · WDR instruction inside closed window will not issue reset

# 1. Bandgap voltage input for the ACs cannot be changed when used for both ACs simultaneously

If the Bandgap voltage is selected as input for one Analog Comparator (AC) and then selected/deselected as input for another AC, the first comparator will be affected for up to 1  $\mu$ s and could potentially give a wrong comparison result.


#### Problem fix/Workaround

If the Bandgap is required for both ACs simultaneously, configure the input selection for both ACs before enabling any of them.

#### 2. VCC voltage scaler for AC is non-linear

The 6-bit VCC voltage scaler in the Analog Comparators is non-linear.





**Figure 36-1.** Analog Comparator Voltage Scaler vs. Scalefac  $T = 25 \degree C$ 

Use external voltage input for the analog comparator if accurate voltage levels are needed

#### 3. ADC has increased INL error for some operating conditions

Some ADC configurations or operating condition will result in increased INL error.

In signed mode INL is increased to:

- 6LSB for sample rates above 1Msps, and up to 8 LSB for 2Msps sample rate.
- 6LSB for reference voltage below 1.1V when VCC is above 3.0V.
- 20LSB for ambient temperature below 0 degree C and reference voltage below 1.3V.

In unsigned mode, the INL error cannot be guaranteed, and this mode should not be used.

#### Problem fix/Workaround

None, avoid using the ADC in the above configurations in order to prevent increased INL error. Use the ADC in signed mode also for single ended measurements.

#### 4. ADC gain stage output range is limited to 2.4 V

The amplified output of the ADC gain stage will never go above 2.4 V, hence the differential input will only give correct output when below 2.4 V/gain. For the available gain settings, this gives a differential input range of:

_	1x	gain:	2.4	V
_	2x	gain:	1.2	V
_	4x	gain:	0.6	V
_	8x	gain:	300	mV
_	16x	gain:	150	mV
_	32x	gain:	75	mV
_	64x	gain:	38	mV



Keep the amplified voltage output from the ADC gain stage below 2.4 V in order to get a correct result, or keep ADC voltage reference below 2.4 V.

#### 5. ADC Event on compare match non-functional

ADC signalling event will be given at every conversion complete even if Interrupt mode (INT-MODE) is set to BELOW or ABOVE.

#### Problem fix/Workaround

Enable and use interrupt on compare match when using the compare function.

6. Bandgap measurement with the ADC is non-functional when VCC is below 2.7V The ADC can not be used to do bandgap measurements when VCC is below 2.7V.

#### Problem fix/Workaround

None.

7. Accuracy lost on first three samples after switching input to ADC gain stage

Due to memory effect in the ADC gain stage, the first three samples after changing input channel must be disregarded to achieve 12-bit accuracy.

#### Problem fix/Workaround

Run three ADC conversions and discard these results after changing input channels to ADC gain stage.

#### 8. Configuration of PGM and CWCM not as described in XMEGA A Manual

Enabling Common Waveform Channel Mode will enable Pattern generation mode (PGM), but not Common Waveform Channel Mode.

Enabling Pattern Generation Mode (PGM) and not Common Waveform Channel Mode (CWCM) will enable both Pattern Generation Mode and Common Waveform Channel Mode.

#### Problem fix/Workaround

 Table 36-1.
 Configure PWM and CWCM according to this table:

PGM	CWCM	Description
0	0	PGM and CWCM disabled
0	1	PGM enabled
1	0	PGM and CWCM enabled
1	1	PGM enabled

#### 9. PWM is not restarted properly after a fault in cycle-by-cycle mode

When the AWeX fault restore mode is set to cycle-by-cycle, the waveform output will not return to normal operation at first update after fault condition is no longer present.

#### Problem fix/Workaround

Do a write to any AWeX I/O register to re-enable the output.

#### 10. BOD will be enabled after any reset

If any reset source goes active, the BOD will be enabled and keep the device in reset if the VCC voltage is below the programmed BOD level. During Power-On Reset, reset will not be released until VCC is above the programmed BOD level even if the BOD is disabled.



Do not set the BOD level higher than VCC even if the BOD is not used.

#### 11. DAC is nonlinear and inaccurate when reference is above 2.4V or VCC - 0.6V

Using the DAC with a reference voltage above 2.4V or VCC - 0.6V will give inaccurate output when converting codes that give below 0.75V output:

- ±10 LSB for continuous mode

- ±200 LSB for Sample and Hold mode

#### Problem fix/Workaround

None.

#### 12. DAC has increased INL or noise for some operating conditions

Some DAC configurations or operating condition will result in increased output error.

- Continous mode: ±5 LSB
- Sample and hold mode: ±15 LSB
- Sample and hold mode for reference above 2.0v: up to ±100 LSB

#### Problem fix/Workaround

None.

#### 13. DAC refresh may be blocked in S/H mode

If the DAC is running in Sample and Hold (S/H) mode and conversion for one channel is done at maximum rate (i.e. the DAC is always busy doing conversion for this channel), this will block refresh signals to the second channel.

#### Problem fix/Workaround

When using the DAC in S/H mode, ensure that none of the channels is running at maximum conversion rate, or ensure that the conversion rate of both channels is high enough to not require refresh.

#### 14. Conversion lost on DAC channel B in event triggered mode

If during dual channel operation channel 1 is set in auto trigged conversion mode, channel 1 conversions are occasionally lost. This means that not all data-values written to the Channel 1 data register are converted.

#### Problem fix/Workaround

Keep the DAC conversion interval in the range 000-001 (1 and 3 CLK), and limit the Peripheral clock frequency so the conversion internal never is shorter than  $1.5 \,\mu$ s.

#### 15. EEPROM page buffer always written when NVM DATA0 is written

If the EEPROM is memory mapped, writing to NVM DATA0 will corrupt data in the EEPROM page buffer.

#### Problem fix/Workaround

Before writing to NVM DATA0, for example when doing software CRC or flash page buffer write, check if EEPROM page buffer active loading flag (EELOAD) is set. Do not write NVM DATA0 when EELOAD is set.



#### 16. Pending full asynchronous pin change interrupts will not wake the device

Any full asynchronous pin-change Interrupt from pin 2, on any port, that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again. This applies when entering all sleep modes where the System Clock is stopped.

#### Problem fix/Workaround

None.

#### 17. Pin configuration does not affect Analog Comparator output

The Output/Pull and inverted pin configuration does not affect the Analog Comparator output.

#### Problem fix/Workaround

None for Output/Pull configuration.

For inverted I/O, configure the Analog Comparator to give an inverted result (i.e. connect positive input to the negative AC input and vice versa), or use and external inverter to change polarity of Analog Comparator output.

#### 18. NMI Flag for Crystal Oscillator Failure automatically cleared

NMI flag for Crystal Oscillator Failure (XOSCFDIF) will be automatically cleared when executing the NMI interrupt handler.

#### Problem fix/Workaround

This device revision has only one NMI interrupt source, so checking the interrupt source in software is not required.

#### 19. Crystal start-up time required after power-save even if crystal is source for RTC

Even if 32.768 kHz crystal is used for RTC during sleep, the clock from the crystal will not be ready for the system before the specified start-up time. See "XOSCSEL[3:0]: Crystal Oscillator Selection" in XMEGA A Manual. If BOD is used in active mode, the BOD will be on during this period (0.5s).

#### Problem fix/Workaround

If faster start-up is required, go to sleep with internal oscillator as system clock.

#### 20. RTC Counter value not correctly read after sleep

If the RTC is set to wake up the device on RTC Overflow and bit 0 of RTC CNT is identical to bit 0 of RTC PER as the device is entering sleep, the value in the RTC count register can not be read correctly within the first prescaled RTC clock cycle after wakeup. The value read will be the same as the value in the register when entering sleep.

The same applies if RTC Compare Match is used as wake-up source.

#### Problem fix/Workaround

Wait at least one prescaled RTC clock cycle before reading the RTC CNT value.

#### 21. Pending asynchronous RTC-interrupts will not wake up device

Asynchronous Interrupts from the Real-Time-Counter that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again.

#### Problem fix/Workaround

None.



#### 22. TWI Transmit collision flag not cleared on repeated start

The TWI transmit collision flag should be automatically cleared on start and repeated start, but is only cleared on start.

#### Problem fix/Workaround

Clear the flag in software after address interrupt.

#### 23. Clearing TWI Stop Interrupt Flag may lock the bus

If software clears the STOP Interrupt Flag (APIF) on the same Peripheral Clock cycle as the hardware sets this flag due to a new address received, CLKHOLD is not cleared and the SCL line is not released. This will lock the bus.

#### Problem fix/Workaround

Check if the bus state is IDLE. If this is the case, it is safe to clear APIF. If the bus state is not IDLE, wait for the SCL pin to be low before clearing APIF.

#### Code:

```
/* Only clear the interrupt flag if within a "safe zone". */
while ( /* Bus not IDLE: */
       ((COMMS TWI.MASTER.STATUS & TWI MASTER BUSSTATE gm) !=
         TWI MASTER BUSSTATE IDLE gc)) &&
         /* SCL not held by slave: */
         !(COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm)
      )
{
    /* Ensure that the SCL line is low */
    if ( !(COMMS_PORT.IN & PIN1 bm) )
        if ( !(COMMS PORT.IN & PIN1 bm) )
            break;
}
/* Check for an pending address match interrupt */
if ( !(COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm) )
{
    /* Safely clear interrupt flag */
    COMMS TWI.SLAVE.STATUS |= (uint8 t) TWI SLAVE APIF bm;
}
```

#### 24. TWI START condition at bus timeout will cause transaction to be dropped

If Bus Timeout is enabled and a timeout occurs on the same Peripheral Clock cycle as a START is detected, the transaction will be dropped.

#### Problem fix/Workaround

None.

#### 25. TWI Data Interrupt Flag erroneously read as set

When issuing the TWI slave response command CMD=0b11, it takes 1 Peripheral Clock cycle to clear the data interrupt flag (DIF). A read of DIF directly after issuing the command will show the DIF still set.

#### Problem fix/Workaround

Add one NOP instruction before checking DIF.



## XMEGA A3

#### 26. WDR instruction inside closed window will not issue reset

When a WDR instruction is execute within one ULP clock cycle after updating the window control register, the counter can be cleared without giving a system reset.

#### Problem fix/Workaround

Wait at least one ULP clock cycle before executing a WDR instruction.



#### 36.1.2 rev. B

- Bandgap voltage input for the ACs can not be changed when used for both ACs simultaneously
- · VCC voltage scaler for AC is non-linear
- · ADC has increased INL error for some operating conditions
- ADC gain stage output range is limited to 2.4 V
- ADC Event on compare match non-functional
- Bandgap measurement with the ADC is non-functional when VCC is below 2.7V
- · Accuracy lost on first three samples after switching input to ADC gain stage
- Configuration of PGM and CWCM not as described in XMEGA A Manual
- PWM is not restarted properly after a fault in cycle-by-cycle mode
- · BOD will be enabled at any reset
- DAC is nonlinear and inaccurate when reference is above 2.4V or VCC 0.6V
- · DAC has increased INL or noise for some operating conditions
- · DAC refresh may be blocked in S/H mode
- Conversion lost on DAC channel B in event triggered mode
- EEPROM page buffer always written when NVM DATA0 is written
- · Pending full asynchronous pin change interrupts will not wake the device
- Pin configuration does not affect Analog Comparator Output
- · NMI Flag for Crystal Oscillator Failure automatically cleared
- · Writing EEPROM or Flash while reading any of them will not work
- · Crystal start-up time required after power-save even if crystal is source for RTC
- · RTC Counter value not correctly read after sleep
- · Pending asynchronous RTC-interrupts will not wake up device
- TWI Transmit collision flag not cleared on repeated start
- · Clearing TWI Stop Interrupt Flag may lock the bus
- · TWI START condition at bus timeout will cause transaction to be dropped
- TWI Data Interrupt Flag (DIF) erroneously read as set
- · WDR instruction inside closed window will not issue reset
- 1. Bandgap voltage input for the ACs cannot be changed when used for both ACs simultaneously

If the Bandgap voltage is selected as input for one Analog Comparator (AC) and then selected/deselected as input for another AC, the first comparator will be affected for up to 1  $\mu$ s and could potentially give a wrong comparison result.


#### Problem fix/Workaround

If the Bandgap is required for both ACs simultaneously, configure the input selection for both ACs before enabling any of them.

#### 2. VCC voltage scaler for AC is non-linear

The 6-bit VCC voltage scaler in the Analog Comparators is non-linear.





**Figure 36-2.** Analog Comparator Voltage Scaler vs. Scalefac  $T = 25 \degree C$ 

Use external voltage input for the analog comparator if accurate voltage levels are needed

#### 3. ADC has increased INL error for some operating conditions

Some ADC configurations or operating condition will result in increased INL error.

In signed mode INL is increased to:

- 6LSB for sample rates above 1Msps, and up to 8LSB for 2Msps sample rate.
- 6LSB for reference voltage below 1.1V when VCC is above 3.0V.
- 20LSB for ambient temperature below 0 degree C and reference voltage below 1.3V.

In unsigned mode, the INL error cannot be guaranteed, and this mode should not be used.

#### Problem fix/Workaround

None, avoid using the ADC in the above configurations in order to prevent increased INL error. Use the ADC in signed mode also for single ended measurements.

#### 4. ADC gain stage output range is limited to 2.4 V

The amplified output of the ADC gain stage will never go above 2.4 V, hence the differential input will only give correct output when below 2.4 V/gain. For the available gain settings, this gives a differential input range of:

-	1x	gain:	2.4	V
_	2x	gain:	1.2	V
_	4x	gain:	0.6	V
-	8x	gain:	300	mV
-	16x	gain:	150	mV
_	32x	gain:	75	mV
_	64x	gain:	38	mV



Keep the amplified voltage output from the ADC gain stage below 2.4 V in order to get a correct result, or keep ADC voltage reference below 2.4 V.

#### 5. ADC Event on compare match non-functional

ADC signalling event will be given at every conversion complete even if Interrupt mode (INT-MODE) is set to BELOW or ABOVE.

#### Problem fix/Workaround

Enable and use interrupt on compare match when using the compare function.

6. Bandgap measurement with the ADC is non-functional when VCC is below 2.7V The ADC can not be used to do bandgap measurements when VCC is below 2.7V.

Problem fix/Workaround

None.

7. Accuracy lost on first three samples after switching input to ADC gain stage

Due to memory effect in the ADC gain stage, the first three samples after changing input channel must be disregarded to achieve 12-bit accuracy.

#### Problem fix/Workaround

Run three ADC conversions and discard these results after changing input channels to ADC gain stage.

#### 8. Configuration of PGM and CWCM not as described in XMEGA A Manual

Enabling Common Waveform Channel Mode will enable Pattern generation mode (PGM), but not Common Waveform Channel Mode.

Enabling Pattern Generation Mode (PGM) and not Common Waveform Channel Mode (CWCM) will enable both Pattern Generation Mode and Common Waveform Channel Mode.

#### Problem fix/Workaround

 Table 36-2.
 Configure PWM and CWCM according to this table:

PGM	CWCM	Description
0	0	PGM and CWCM disabled
0	1	PGM enabled
1	0	PGM and CWCM enabled
1	1	PGM enabled

#### 9. PWM is not restarted properly after a fault in cycle-by-cycle mode

When the AWeX fault restore mode is set to cycle-by-cycle, the waveform output will not return to normal operation at first update after fault condition is no longer present.

#### Problem fix/Workaround

Do a write to any AWeX I/O register to re-enable the output.

#### 10. BOD will be enabled after any reset

If any reset source goes active, the BOD will be enabled and keep the device in reset if the VCC voltage is below the programmed BOD level. During Power-On Reset, reset will not be released until VCC is above the programmed BOD level even if the BOD is disabled.



Do not set the BOD level higher than VCC even if the BOD is not used.

#### 11. DAC is nonlinear and inaccurate when reference is above 2.4V or VCC - 0.6V

Using the DAC with a reference voltage above 2.4V or VCC - 0.6V will give inaccurate output when converting codes that give below 0.75V output:

- ±10 LSB for continuous mode

- ±200 LSB for Sample and Hold mode

#### Problem fix/Workaround

None.

#### 12. DAC has increased INL or noise for some operating conditions

Some DAC configurations or operating condition will result in increased output error.

- Continous mode: ±5 LSB
- Sample and hold mode: ±15 LSB
- Sample and hold mode for reference above 2.0v: up to ±100 LSB

#### Problem fix/Workaround

None.

#### 13. DAC refresh may be blocked in S/H mode

If the DAC is running in Sample and Hold (S/H) mode and conversion for one channel is done at maximum rate (i.e. the DAC is always busy doing conversion for this channel), this will block refresh signals to the second channel.

#### Problem fix/Workaround

When using the DAC in S/H mode, ensure that none of the channels is running at maximum conversion rate, or ensure that the conversion rate of both channels is high enough to not require refresh.

#### 14. Conversion lost on DAC channel B in event triggered mode

If during dual channel operation channel 1 is set in auto trigged conversion mode, channel 1 conversions are occasionally lost. This means that not all data-values written to the Channel 1 data register are converted.

#### Problem fix/Workaround

Keep the DAC conversion interval in the range 000-001 (1 and 3 CLK), and limit the Peripheral clock frequency so the conversion internal never is shorter than  $1.5 \,\mu$ s.

#### 15. EEPROM page buffer always written when NVM DATA0 is written

If the EEPROM is memory mapped, writing to NVM DATA0 will corrupt data in the EEPROM page buffer.

#### Problem fix/Workaround

Before writing to NVM DATA0, for example when doing software CRC or flash page buffer write, check if EEPROM page buffer active loading flag (EELOAD) is set. Do not write NVM DATA0 when EELOAD is set.



#### 16. Pending full asynchronous pin change interrupts will not wake the device

Any full asynchronous pin-change Interrupt from pin 2, on any port, that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again. This applies when entering all sleep modes where the System Clock is stopped.

#### Problem fix/Workaround

None.

#### 17. Pin configuration does not affect Analog Comparator output

The Output/Pull and inverted pin configuration does not affect the Analog Comparator output.

#### Problem fix/Workaround

None for Output/Pull configuration.

For inverted I/O, configure the Analog Comparator to give an inverted result (i.e. connect positive input to the negative AC input and vice versa), or use and external inverter to change polarity of Analog Comparator output.

#### 18. NMI Flag for Crystal Oscillator Failure automatically cleared

NMI flag for Crystal Oscillator Failure (XOSCFDIF) will be automatically cleared when executing the NMI interrupt handler.

#### Problem fix/Workaround

This device revision has only one NMI interrupt source, so checking the interrupt source in software is not required.

#### 19. Writing EEPROM or Flash while reading any of them will not work

The EEPROM and Flash cannot be written while reading EEPROM or Flash, or while executing code in Active mode.

#### Problem fix/Workaround

Enter IDLE sleep mode within 2.5  $\mu$ s (Five 2 MHz clock cycles and 80 32 MHz clock cycles) after starting an EEPROM or flash write operation. Wake-up source must either be EEPROM ready or NVM ready interrupt. Alternatively set up a Timer/Counter to give an overflow interrupt 7 ms after the erase or write operation has started, or 13 ms after atomic erase-and-write operation has started, and then enter IDLE sleep mode.

#### 20. Crystal start-up time required after power-save even if crystal is source for RTC

Even if 32.768 kHz crystal is used for RTC during sleep, the clock from the crystal will not be ready for the system before the specified start-up time. See "XOSCSEL[3:0]: Crystal Oscillator Selection" in XMEGA A Manual. If BOD is used in active mode, the BOD will be on during this period (0.5s).

#### Problem fix/Workaround

If faster start-up is required, go to sleep with internal oscillator as system clock.

#### 21. RTC Counter value not correctly read after sleep

If the RTC is set to wake up the device on RTC Overflow and bit 0 of RTC CNT is identical to bit 0 of RTC PER as the device is entering sleep, the value in the RTC count register can not be read correctly within the first prescaled RTC clock cycle after wakeup. The value read will be the same as the value in the register when entering sleep.

The same applies if RTC Compare Match is used as wake-up source.



Wait at least one prescaled RTC clock cycle before reading the RTC CNT value.

#### 22. Pending asynchronous RTC-interrupts will not wake up device

Asynchronous Interrupts from the Real-Time-Counter that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again.

#### Problem fix/Workaround

None.

#### 23. TWI Transmit collision flag not cleared on repeated start

The TWI transmit collision flag should be automatically cleared on start and repeated start, but is only cleared on start.

#### Problem fix/Workaround

Clear the flag in software after address interrupt.

#### 24. Clearing TWI Stop Interrupt Flag may lock the bus

If software clears the STOP Interrupt Flag (APIF) on the same Peripheral Clock cycle as the hardware sets this flag due to a new address received, CLKHOLD is not cleared and the SCL line is not released. This will lock the bus.

#### Problem fix/Workaround

Check if the bus state is IDLE. If this is the case, it is safe to clear APIF. If the bus state is not IDLE, wait for the SCL pin to be low before clearing APIF.

#### Code:

```
/* Only clear the interrupt flag if within a "safe zone". */
while ( /* Bus not IDLE: */
       ((COMMS TWI.MASTER.STATUS & TWI MASTER BUSSTATE gm) !=
         TWI MASTER BUSSTATE IDLE gc)) &&
         /* SCL not held by slave: */
         ! (COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm)
      )
{
    /* Ensure that the SCL line is low */
    if ( !(COMMS_PORT.IN & PIN1_bm) )
        if ( !(COMMS PORT.IN & PIN1 bm) )
            break;
}
/* Check for an pending address match interrupt */
if ( !(COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm) )
{
    /* Safely clear interrupt flag */
    COMMS TWI.SLAVE.STATUS |= (uint8 t) TWI SLAVE APIF bm;
}
```

#### 25. TWI START condition at bus timeout will cause transaction to be dropped

If Bus Timeout is enabled and a timeout occurs on the same Peripheral Clock cycle as a START is detected, the transaction will be dropped.



None.

#### 26. TWI Data Interrupt Flag erroneously read as set

When issuing the TWI slave response command CMD=0b11, it takes 1 Peripheral Clock cycle to clear the data interrupt flag (DIF). A read of DIF directly after issuing the command will show the DIF still set.

#### Problem fix/Workaround

Add one NOP instruction before checking DIF.

### 27. WDR instruction inside closed window will not issue reset

When a WDR instruction is execute within one ULP clock cycle after updating the window control register, the counter can be cleared without giving a system reset.

### Problem fix/Workaround

Wait at least one ULP clock cycle before executing a WDR instruction.



#### 36.1.3 rev. A

- Bandgap voltage input for the ACs cannot be changed when used for both ACs simultaneously
- ADC gain stage output range is limited to 2.4V
- Sampled BOD in Active mode will cause noise when bandgap is used as reference
- Flash Power Reduction Mode can not be enabled when entering sleep mode
- JTAG enable does not override Analog Comparator B output
- + Bandgap measurement with the ADC is non-functional when  $\rm V_{\rm CC}$  is below 2.7V
- DAC refresh may be blocked in S/H mode
- BOD will be enabled after any reset
- · Both DFLLs and both oscillators has to be enabled for one to work
- Operating frequency and voltage limitations
- Inverted I/O enable does not affect Analog Comparator Output
- 1. Bandgap voltage input for the ACs cannot be changed when used for both ACs simultaneously

If the bandgap voltage is selected as input for one Analog Comparator (AC) and then selected/deselected as input for the another AC, the first comparator will be affected for up to 1 us and could potentially give a wrong comparison result.

#### Problem fix/Workaround

If the Bandgap is required for both ACs simultaneously, configure the input selection for both ACs before enabling any of them.

#### 2. ADC gain stage output range is limited to 2.4 V

The amplified output of the ADC gain stage will never go above 2.4 V, hence the differential input will only give correct output when below 2.4 V/gain. For the available gain settings, this gives a differential input range of:

-	1x	gain:	2.4	V
_	2x	gain:	1.2	V
_	4x	gain:	0.6	V
-	8x	gain:	300	mV
-	16x	gain:	150	mV
-	32x	gain:	75	mV
_	64x	gain:	38	mV

#### Problem fix/Workaround

Keep the amplified voltage output from the ADC gain stage below 2.4 V in order to get a correct result, or keep ADC voltage reference below 2.4 V.

3. Sampled BOD in Active mode will cause noise when bandgap is used as reference Using the BOD in sampled mode when the device is running in Active or Idle mode will add noise on the bandgap reference for ADC, DAC and Analog Comparator.

#### Problem fix/Workaround

If the bandgap is used as reference for either the ADC, DAC and Analog Comparator, the BOD must not be set in sampled mode.



#### 4. Flash Power Reduction Mode can not be enabled when entering sleep mode

If Flash Power Reduction Mode is enabled when a deep sleep mode, the device will only wake up on every fourth wake-up request.

If Flash Power Reduction Mode is enabled when entering Idle sleep mode, the wake-up time will vary with up to 16 CPU clock cycles.

#### Problem fix/Workaround

Disable Flash Power Reduction mode before entering sleep mode.

#### 5. JTAG enable does not override Analog Comparator B output

When JTAG is enabled this will not override the Anlog Comparator B (ACB)ouput, AC0OUT on pin 7 if this is enabled.

#### Problem fix/Workaround

AC0OUT for ACB should not be enabled when JTAG is used. Use only analog comparator output for ACA when JTAG is used, or use the PDI as debug interface.

### 6. Bandgap measurement with the ADC is non-functional when $V_{CC}$ is below 2.7V The ADC cannot be used to do bandgap measurements when $V_{CC}$ is below 2.7V.

Problem fix/Workaround

# If internal voltages must be measured when $V_{CC}$ is below 2.7V, measure the internal 1.00V reference instead of the bandgap.

#### 7. DAC refresh may be blocked in S/H mode

If the DAC is running in Sample and Hold (S/H) mode and conversion for one channel is done at maximum rate (i.e. the DAC is always busy doing conversion for this channel), this will block refresh signals to the second channel.

#### Problem fix/Workarund

When using the DAC in S/H mode, ensure that none of the channels is running at maximum conversion rate, or ensure that the conversion rate of both channels is high enough to not require refresh.

#### 8. BOD will be enabled after any reset

If any reset source goes active, the BOD will be enabled and keep the device in reset if the VCC voltage is below the programmed BOD level. During Power-On Reset, reset will not be released until VCC is above the programmed BOD level even if the BOD is disabled.

#### Problem fix/Workaround

Do not set the BOD level higher than VCC even if the BOD is not used.

#### 9. Both DFLLs and both oscillators has to be enabled for one to work

In order to use the automatic runtime calibration for the 2 MHz or the 32MHz internal oscillators, the DFLL for both oscillators and both oscillators has to be enabled for one to work.


#### Problem fix/Workaround


Enable both the DFLLs and both oscillators when using automatic runtime calibration for one of the internal oscillators.



#### **10. Operating Frequency and Voltage Limitation**

To ensure correct operation, there is a limit on operating frequency and voltage. Figure 36-3 on page 109 shows the safe operating area.





#### Problem fix/Workaround

None, avoid using the device outside these frequnecy and voltage limitations.

#### 11. Inverted I/O enable does not affect Analog Comparator Output

The inverted I/O pin function does not affect the Analog Comparator output function.

#### Problem fix/Workarund

Configure the analog comparator setup to give a inverted result (i.e. connect positive input to the negative AC input and vice versa), or use and externel inverter to change polarity of Analog Comparator Output.



## 36.2 ATxmega192A3, ATxmega128A3, ATxmega64A3

#### 36.2.1 rev. E

- Bandgap voltage input for the ACs can not be changed when used for both ACs simultaneously
- VCC voltage scaler for AC is non-linear
- · ADC has increased INL error for some operating conditions
- ADC gain stage output range is limited to 2.4 V
- ADC Event on compare match non-functional
- · Bandgap measurement with the ADC is non-functional when VCC is below 2.7V
- Accuracy lost on first three samples after switching input to ADC gain stage
- · Configuration of PGM and CWCM not as described in XMEGA A Manual
- PWM is not restarted properly after a fault in cycle-by-cycle mode
- BOD will be enabled at any reset
- DAC is nonlinear and inaccurate when reference is above 2.4V or VCC 0.6V
- · DAC has increased INL or noise for some operating conditions
- DAC refresh may be blocked in S/H mode
- Conversion lost on DAC channel B in event triggered mode
- EEPROM page buffer always written when NVM DATA0 is written
- · Pending full asynchronous pin change interrupts will not wake the device
- Pin configuration does not affect Analog Comparator Output
- NMI Flag for Crystal Oscillator Failure automatically cleared
- · Crystal start-up time required after power-save even if crystal is source for RTC
- RTC Counter value not correctly read after sleep
- Pending asynchronous RTC-interrupts will not wake up device
- TWI Transmit collision flag not cleared on repeated start
- · Clearing TWI Stop Interrupt Flag may lock the bus
- TWI START condition at bus timeout will cause transaction to be dropped
- TWI Data Interrupt Flag (DIF) erroneously read as set
- WDR instruction inside closed window will not issue reset

# 1. Bandgap voltage input for the ACs cannot be changed when used for both ACs simultaneously

If the Bandgap voltage is selected as input for one Analog Comparator (AC) and then selected/deselected as input for another AC, the first comparator will be affected for up to 1  $\mu$ s and could potentially give a wrong comparison result.


#### Problem fix/Workaround

If the Bandgap is required for both ACs simultaneously, configure the input selection for both ACs before enabling any of them.

#### 2. VCC voltage scaler for AC is non-linear

The 6-bit VCC voltage scaler in the Analog Comparators is non-linear.





**Figure 36-4.** Analog Comparator Voltage Scaler vs. Scalefac  $T = 25 \degree C$ 

Use external voltage input for the analog comparator if accurate voltage levels are needed

#### 3. ADC has increased INL error for some operating conditions

Some ADC configurations or operating condition will result in increased INL error.

In signed mode INL is increased to:

- 6LSB for sample rates above 1Msps, and up to 8 LSB for 2Msps sample rate.
- 6LSB for reference voltage below 1.1V when VCC is above 3.0V.
- 20LSB for ambient temperature below 0 degree C and reference voltage below 1.3V.

In unsigned mode, the INL error cannot be guaranteed, and this mode should not be used.

#### Problem fix/Workaround

None, avoid using the ADC in the above configurations in order to prevent increased INL error. Use the ADC in signed mode also for single ended measurements.

#### 4. ADC gain stage output range is limited to 2.4 V

The amplified output of the ADC gain stage will never go above 2.4 V, hence the differential input will only give correct output when below 2.4 V/gain. For the available gain settings, this gives a differential input range of:

-	1x	gain:	2.4	V
_	2x	gain:	1.2	V
_	4x	gain:	0.6	V
-	8x	gain:	300	mV
-	16x	gain:	150	mV
-	32x	gain:	75	mV
_	64x	gain:	38	mV



Keep the amplified voltage output from the ADC gain stage below 2.4 V in order to get a correct result, or keep ADC voltage reference below 2.4 V.

#### 5. ADC Event on compare match non-functional

ADC signalling event will be given at every conversion complete even if Interrupt mode (INT-MODE) is set to BELOW or ABOVE.

#### Problem fix/Workaround

Enable and use interrupt on compare match when using the compare function.

6. Bandgap measurement with the ADC is non-functional when VCC is below 2.7V The ADC can not be used to do bandgap measurements when VCC is below 2.7V.

Problem fix/Workaround

None.

7. Accuracy lost on first three samples after switching input to ADC gain stage

Due to memory effect in the ADC gain stage, the first three samples after changing input channel must be disregarded to achieve 12-bit accuracy.

#### Problem fix/Workaround

Run three ADC conversions and discard these results after changing input channels to ADC gain stage.

#### 8. Configuration of PGM and CWCM not as described in XMEGA A Manual

Enabling Common Waveform Channel Mode will enable Pattern generation mode (PGM), but not Common Waveform Channel Mode.

Enabling Pattern Generation Mode (PGM) and not Common Waveform Channel Mode (CWCM) will enable both Pattern Generation Mode and Common Waveform Channel Mode.

#### Problem fix/Workaround

 Table 36-3.
 Configure PWM and CWCM according to this table:

PGM	CWCM	Description
0	0	PGM and CWCM disabled
0	1	PGM enabled
1	0	PGM and CWCM enabled
1	1	PGM enabled

#### 9. PWM is not restarted properly after a fault in cycle-by-cycle mode

When the AWeX fault restore mode is set to cycle-by-cycle, the waveform output will not return to normal operation at first update after fault condition is no longer present.

#### Problem fix/Workaround

Do a write to any AWeX I/O register to re-enable the output.

#### 10. BOD will be enabled after any reset

If any reset source goes active, the BOD will be enabled and keep the device in reset if the VCC voltage is below the programmed BOD level. During Power-On Reset, reset will not be released until VCC is above the programmed BOD level even if the BOD is disabled.



Do not set the BOD level higher than VCC even if the BOD is not used.

#### 11. DAC is nonlinear and inaccurate when reference is above 2.4V or VCC - 0.6V

Using the DAC with a reference voltage above 2.4V or VCC - 0.6V will give inaccurate output when converting codes that give below 0.75V output:

- ±10 LSB for continuous mode

- ±200 LSB for Sample and Hold mode

#### Problem fix/Workaround

None.

#### 12. DAC has increased INL or noise for some operating conditions

Some DAC configurations or operating condition will result in increased output error.

- Continous mode: ±5 LSB
- Sample and hold mode: ±15 LSB
- Sample and hold mode for reference above 2.0v: up to ±100 LSB

#### Problem fix/Workaround

None.

#### 13. DAC refresh may be blocked in S/H mode

If the DAC is running in Sample and Hold (S/H) mode and conversion for one channel is done at maximum rate (i.e. the DAC is always busy doing conversion for this channel), this will block refresh signals to the second channel.

#### Problem fix/Workaround

When using the DAC in S/H mode, ensure that none of the channels is running at maximum conversion rate, or ensure that the conversion rate of both channels is high enough to not require refresh.

#### 14. Conversion lost on DAC channel B in event triggered mode

If during dual channel operation channel 1 is set in auto trigged conversion mode, channel 1 conversions are occasionally lost. This means that not all data-values written to the Channel 1 data register are converted.

#### Problem fix/Workaround

Keep the DAC conversion interval in the range 000-001 (1 and 3 CLK), and limit the Peripheral clock frequency so the conversion internal never is shorter than  $1.5 \,\mu$ s.

#### 15. EEPROM page buffer always written when NVM DATA0 is written

If the EEPROM is memory mapped, writing to NVM DATA0 will corrupt data in the EEPROM page buffer.

#### Problem fix/Workaround

Before writing to NVM DATA0, for example when doing software CRC or flash page buffer write, check if EEPROM page buffer active loading flag (EELOAD) is set. Do not write NVM DATA0 when EELOAD is set.



#### 16. Pending full asynchronous pin change interrupts will not wake the device

Any full asynchronous pin-change Interrupt from pin 2, on any port, that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again. This applies when entering all sleep modes where the System Clock is stopped.

#### Problem fix/Workaround

None.

#### 17. Pin configuration does not affect Analog Comparator output

The Output/Pull and inverted pin configuration does not affect the Analog Comparator output.

#### Problem fix/Workaround

None for Output/Pull configuration.

For inverted I/O, configure the Analog Comparator to give an inverted result (i.e. connect positive input to the negative AC input and vice versa), or use and external inverter to change polarity of Analog Comparator output.

#### 18. NMI Flag for Crystal Oscillator Failure automatically cleared

NMI flag for Crystal Oscillator Failure (XOSCFDIF) will be automatically cleared when executing the NMI interrupt handler.

#### Problem fix/Workaround

This device revision has only one NMI interrupt source, so checking the interrupt source in software is not required.

#### 19. Crystal start-up time required after power-save even if crystal is source for RTC

Even if 32.768 kHz crystal is used for RTC during sleep, the clock from the crystal will not be ready for the system before the specified start-up time. See "XOSCSEL[3:0]: Crystal Oscillator Selection" in XMEGA A Manual. If BOD is used in active mode, the BOD will be on during this period (0.5s).

#### Problem fix/Workaround

If faster start-up is required, go to sleep with internal oscillator as system clock.

#### 20. RTC Counter value not correctly read after sleep

If the RTC is set to wake up the device on RTC Overflow and bit 0 of RTC CNT is identical to bit 0 of RTC PER as the device is entering sleep, the value in the RTC count register can not be read correctly within the first prescaled RTC clock cycle after wakeup. The value read will be the same as the value in the register when entering sleep.

The same applies if RTC Compare Match is used as wake-up source.

#### Problem fix/Workaround

Wait at least one prescaled RTC clock cycle before reading the RTC CNT value.

#### 21. Pending asynchronous RTC-interrupts will not wake up device

Asynchronous Interrupts from the Real-Time-Counter that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again.

#### Problem fix/Workaround

None.



#### 22. TWI Transmit collision flag not cleared on repeated start

The TWI transmit collision flag should be automatically cleared on start and repeated start, but is only cleared on start.

#### Problem fix/Workaround

Clear the flag in software after address interrupt.

#### 23. Clearing TWI Stop Interrupt Flag may lock the bus

If software clears the STOP Interrupt Flag (APIF) on the same Peripheral Clock cycle as the hardware sets this flag due to a new address received, CLKHOLD is not cleared and the SCL line is not released. This will lock the bus.

#### Problem fix/Workaround

Check if the bus state is IDLE. If this is the case, it is safe to clear APIF. If the bus state is not IDLE, wait for the SCL pin to be low before clearing APIF.

#### Code:

```
/* Only clear the interrupt flag if within a "safe zone". */
while ( /* Bus not IDLE: */
       ((COMMS TWI.MASTER.STATUS & TWI MASTER BUSSTATE gm) !=
         TWI MASTER BUSSTATE IDLE gc)) &&
         /* SCL not held by slave: */
         !(COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm)
      )
{
    /* Ensure that the SCL line is low */
    if ( !(COMMS_PORT.IN & PIN1 bm) )
        if ( !(COMMS PORT.IN & PIN1 bm) )
            break;
}
/* Check for an pending address match interrupt */
if ( !(COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm) )
{
    /* Safely clear interrupt flag */
    COMMS TWI.SLAVE.STATUS |= (uint8 t) TWI SLAVE APIF bm;
}
```

#### 24. TWI START condition at bus timeout will cause transaction to be dropped

If Bus Timeout is enabled and a timeout occurs on the same Peripheral Clock cycle as a START is detected, the transaction will be dropped.

#### Problem fix/Workaround

None.

#### 25. TWI Data Interrupt Flag erroneously read as set

When issuing the TWI slave response command CMD=0b11, it takes 1 Peripheral Clock cycle to clear the data interrupt flag (DIF). A read of DIF directly after issuing the command will show the DIF still set.

#### Problem fix/Workaround

Add one NOP instruction before checking DIF.



#### 26. WDR instruction inside closed window will not issue reset

When a WDR instruction is execute within one ULP clock cycle after updating the window control register, the counter can be cleared without giving a system reset.

#### Problem fix/Workaround

Wait at least one ULP clock cycle before executing a WDR instruction.



#### 36.2.2 rev. B

- Bandgap voltage input for the ACs can not be changed when used for both ACs simultaneously
- VCC voltage scaler for AC is non-linear
- · ADC has increased INL error for some operating conditions
- ADC gain stage output range is limited to 2.4 V
- ADC Event on compare match non-functional
- · Bandgap measurement with the ADC is non-functional when VCC is below 2.7V
- · Accuracy lost on first three samples after switching input to ADC gain stage
- · Configuration of PGM and CWCM not as described in XMEGA A Manual
- · PWM is not restarted properly after a fault in cycle-by-cycle mode
- · BOD will be enabled at any reset
- DAC is nonlinear and inaccurate when reference is above 2.4V or VCC 0.6V
- · DAC has increased INL or noise for some operating conditions
- · DAC refresh may be blocked in S/H mode
- Conversion lost on DAC channel B in event triggered mode
- EEPROM page buffer always written when NVM DATA0 is written
- · Pending full asynchronous pin change interrupts will not wake the device
- Pin configuration does not affect Analog Comparator Output
- · NMI Flag for Crystal Oscillator Failure automatically cleared
- · Writing EEPROM or Flash while reading any of them will not work
- · Crystal start-up time required after power-save even if crystal is source for RTC
- · RTC Counter value not correctly read after sleep
- · Pending asynchronous RTC-interrupts will not wake up device
- TWI Transmit collision flag not cleared on repeated start
- · Clearing TWI Stop Interrupt Flag may lock the bus
- · TWI START condition at bus timeout will cause transaction to be dropped
- TWI Data Interrupt Flag (DIF) erroneously read as set
- · WDR instruction inside closed window will not issue reset
- 1. Bandgap voltage input for the ACs cannot be changed when used for both ACs simultaneously

If the Bandgap voltage is selected as input for one Analog Comparator (AC) and then selected/deselected as input for another AC, the first comparator will be affected for up to 1  $\mu$ s and could potentially give a wrong comparison result.


#### Problem fix/Workaround

If the Bandgap is required for both ACs simultaneously, configure the input selection for both ACs before enabling any of them.

#### 2. VCC voltage scaler for AC is non-linear

The 6-bit VCC voltage scaler in the Analog Comparators is non-linear.





**Figure 36-5.** Analog Comparator Voltage Scaler vs. Scalefac  $T = 25 \degree C$ 

Use external voltage input for the analog comparator if accurate voltage levels are needed

#### 3. ADC has increased INL error for some operating conditions

Some ADC configurations or operating condition will result in increased INL error.

In signed mode INL is increased to:

- 6LSB for sample rates above 1Msps, and up to 8 LSB for 2Msps sample rate.
- 6LSB for reference voltage below 1.1V when VCC is above 3.0V.
- 20LSB for ambient temperature below 0 degree C and reference voltage below 1.3V.

In unsigned mode, the INL error cannot be guaranteed, and this mode should not be used.

#### Problem fix/Workaround

None, avoid using the ADC in the above configurations in order to prevent increased INL error. Use the ADC in signed mode also for single ended measurements.

#### 4. ADC gain stage output range is limited to 2.4 V

The amplified output of the ADC gain stage will never go above 2.4 V, hence the differential input will only give correct output when below 2.4 V/gain. For the available gain settings, this gives a differential input range of:

_	1x	gain:	2.4	V
_	2x	gain:	1.2	V
_	4x	gain:	0.6	V
_	8x	gain:	300	mV
_	16x	gain:	150	mV
_	32x	gain:	75	mV
_	64x	gain:	38	mV



Keep the amplified voltage output from the ADC gain stage below 2.4 V in order to get a correct result, or keep ADC voltage reference below 2.4 V.

#### 5. ADC Event on compare match non-functional

ADC signalling event will be given at every conversion complete even if Interrupt mode (INT-MODE) is set to BELOW or ABOVE.

#### Problem fix/Workaround

Enable and use interrupt on compare match when using the compare function.

6. Bandgap measurement with the ADC is non-functional when VCC is below 2.7V The ADC can not be used to do bandgap measurements when VCC is below 2.7V.

Problem fix/Workaround

None.

7. Accuracy lost on first three samples after switching input to ADC gain stage

Due to memory effect in the ADC gain stage, the first three samples after changing input channel must be disregarded to achieve 12-bit accuracy.

#### Problem fix/Workaround

Run three ADC conversions and discard these results after changing input channels to ADC gain stage.

#### 8. Configuration of PGM and CWCM not as described in XMEGA A Manual

Enabling Common Waveform Channel Mode will enable Pattern generation mode (PGM), but not Common Waveform Channel Mode.

Enabling Pattern Generation Mode (PGM) and not Common Waveform Channel Mode (CWCM) will enable both Pattern Generation Mode and Common Waveform Channel Mode.

#### Problem fix/Workaround

 Table 36-4.
 Configure PWM and CWCM according to this table:

PGM	CWCM	Description
0	0	PGM and CWCM disabled
0	1	PGM enabled
1	0	PGM and CWCM enabled
1	1	PGM enabled

#### 9. PWM is not restarted properly after a fault in cycle-by-cycle mode

When the AWeX fault restore mode is set to cycle-by-cycle, the waveform output will not return to normal operation at first update after fault condition is no longer present.

#### Problem fix/Workaround

Do a write to any AWeX I/O register to re-enable the output.

#### 10. BOD will be enabled after any reset

If any reset source goes active, the BOD will be enabled and keep the device in reset if the VCC voltage is below the programmed BOD level. During Power-On Reset, reset will not be released until VCC is above the programmed BOD level even if the BOD is disabled.



Do not set the BOD level higher than VCC even if the BOD is not used.

#### 11. DAC is nonlinear and inaccurate when reference is above 2.4V or VCC - 0.6V

Using the DAC with a reference voltage above 2.4V or VCC - 0.6V will give inaccurate output when converting codes that give below 0.75V output:

- ±10 LSB for continuous mode

- ±200 LSB for Sample and Hold mode

#### Problem fix/Workaround

None.

#### 12. DAC has increased INL or noise for some operating conditions

Some DAC configurations or operating condition will result in increased output error.

- Continous mode: ±5 LSB
- Sample and hold mode: ±15 LSB
- Sample and hold mode for reference above 2.0v: up to ±100 LSB

#### Problem fix/Workaround

None.

#### 13. DAC refresh may be blocked in S/H mode

If the DAC is running in Sample and Hold (S/H) mode and conversion for one channel is done at maximum rate (i.e. the DAC is always busy doing conversion for this channel), this will block refresh signals to the second channel.

#### Problem fix/Workaround

When using the DAC in S/H mode, ensure that none of the channels is running at maximum conversion rate, or ensure that the conversion rate of both channels is high enough to not require refresh.

#### 14. Conversion lost on DAC channel B in event triggered mode

If during dual channel operation channel 1 is set in auto trigged conversion mode, channel 1 conversions are occasionally lost. This means that not all data-values written to the Channel 1 data register are converted.

#### Problem fix/Workaround

Keep the DAC conversion interval in the range 000-001 (1 and 3 CLK), and limit the Peripheral clock frequency so the conversion internal never is shorter than  $1.5 \,\mu$ s.

#### 15. EEPROM page buffer always written when NVM DATA0 is written

If the EEPROM is memory mapped, writing to NVM DATA0 will corrupt data in the EEPROM page buffer.

#### Problem fix/Workaround

Before writing to NVM DATA0, for example when doing software CRC or flash page buffer write, check if EEPROM page buffer active loading flag (EELOAD) is set. Do not write NVM DATA0 when EELOAD is set.



#### 16. Pending full asynchronous pin change interrupts will not wake the device

Any full asynchronous pin-change Interrupt from pin 2, on any port, that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again. This applies when entering all sleep modes where the System Clock is stopped.

#### Problem fix/Workaround

None.

#### 17. Pin configuration does not affect Analog Comparator output

The Output/Pull and inverted pin configuration does not affect the Analog Comparator output.

#### Problem fix/Workaround

None for Output/Pull configuration.

For inverted I/O, configure the Analog Comparator to give an inverted result (i.e. connect positive input to the negative AC input and vice versa), or use and external inverter to change polarity of Analog Comparator output.

#### 18. NMI Flag for Crystal Oscillator Failure automatically cleared

NMI flag for Crystal Oscillator Failure (XOSCFDIF) will be automatically cleared when executing the NMI interrupt handler.

#### Problem fix/Workaround

This device revision has only one NMI interrupt source, so checking the interrupt source in software is not required.

#### 19. Writing EEPROM or Flash while reading any of them will not work

The EEPROM and Flash cannot be written while reading EEPROM or Flash, or while executing code in Active mode.

#### Problem fix/Workaround

Enter IDLE sleep mode within 2.5  $\mu$ s (Five 2 MHz clock cycles and 80 32 MHz clock cycles) after starting an EEPROM or flash write operation. Wake-up source must either be EEPROM ready or NVM ready interrupt. Alternatively set up a Timer/Counter to give an overflow interrupt 7 ms after the erase or write operation has started, or 13 ms after atomic erase-and-write operation has started, and then enter IDLE sleep mode.

#### 20. Crystal start-up time required after power-save even if crystal is source for RTC

Even if 32.768 kHz crystal is used for RTC during sleep, the clock from the crystal will not be ready for the system before the specified start-up time. See "XOSCSEL[3:0]: Crystal Oscillator Selection" in XMEGA A Manual. If BOD is used in active mode, the BOD will be on during this period (0.5s).

#### Problem fix/Workaround

If faster start-up is required, go to sleep with internal oscillator as system clock.

#### 21. RTC Counter value not correctly read after sleep

If the RTC is set to wake up the device on RTC Overflow and bit 0 of RTC CNT is identical to bit 0 of RTC PER as the device is entering sleep, the value in the RTC count register can not be read correctly within the first prescaled RTC clock cycle after wakeup. The value read will be the same as the value in the register when entering sleep.

The same applies if RTC Compare Match is used as wake-up source.



Wait at least one prescaled RTC clock cycle before reading the RTC CNT value.

#### 22. Pending asynchronous RTC-interrupts will not wake up device

Asynchronous Interrupts from the Real-Time-Counter that is pending when the sleep instruction is executed, will be ignored until the device is woken from another source or the source triggers again.

#### Problem fix/Workaround

None.

#### 23. TWI Transmit collision flag not cleared on repeated start

The TWI transmit collision flag should be automatically cleared on start and repeated start, but is only cleared on start.

#### Problem fix/Workaround

Clear the flag in software after address interrupt.

#### 24. Clearing TWI Stop Interrupt Flag may lock the bus

If software clears the STOP Interrupt Flag (APIF) on the same Peripheral Clock cycle as the hardware sets this flag due to a new address received, CLKHOLD is not cleared and the SCL line is not released. This will lock the bus.

#### Problem fix/Workaround

Check if the bus state is IDLE. If this is the case, it is safe to clear APIF. If the bus state is not IDLE, wait for the SCL pin to be low before clearing APIF.

#### Code:

```
/* Only clear the interrupt flag if within a "safe zone". */
while ( /* Bus not IDLE: */
       ((COMMS TWI.MASTER.STATUS & TWI MASTER BUSSTATE gm) !=
         TWI MASTER BUSSTATE IDLE gc)) &&
         /* SCL not held by slave: */
         ! (COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm)
      )
{
    /* Ensure that the SCL line is low */
    if ( !(COMMS_PORT.IN & PIN1_bm) )
        if ( !(COMMS PORT.IN & PIN1 bm) )
            break;
}
/* Check for an pending address match interrupt */
if ( !(COMMS TWI.SLAVE.STATUS & TWI SLAVE CLKHOLD bm) )
{
    /* Safely clear interrupt flag */
    COMMS TWI.SLAVE.STATUS |= (uint8 t) TWI SLAVE APIF bm;
}
```

#### 25. TWI START condition at bus timeout will cause transaction to be dropped

If Bus Timeout is enabled and a timeout occurs on the same Peripheral Clock cycle as a START is detected, the transaction will be dropped.



None.

#### 26. TWI Data Interrupt Flag erroneously read as set

When issuing the TWI slave response command CMD=0b11, it takes 1 Peripheral Clock cycle to clear the data interrupt flag (DIF). A read of DIF directly after issuing the command will show the DIF still set.

#### Problem fix/Workaround

Add one NOP instruction before checking DIF.

### 27. WDR instruction inside closed window will not issue reset

When a WDR instruction is execute within one ULP clock cycle after updating the window control register, the counter can be cleared without giving a system reset.

### Problem fix/Workaround

Wait at least one ULP clock cycle before executing a WDR instruction.

36.2.3 rev. A

Not sampled.



## 37. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

## 37.1 8068U - 06/13

1. Not recommended for new designs - Use XMEGA A3U series.

### 37.2 8068T - 12/10

- 1. Datasheet status changed to complete: Preliminary removed from the front page.
- 2. Updated all tables in the "Electrical Characteristics" .
- 3. Updated "Packaging information" on page 61.
- 4. Replaced Table 34-11 on page 69
- 5. Replaced Table 34-18 on page 71 and added the figure "TOSC input capacitance" on page 71
- 6. Added ERRATA "rev. E".
- 7. Added ERRATA "rev. B" .
- 8. Updated ERRATA for ADC (ADC has increased INL error for some operating conditions).
- 9. Updated the last page by Atmel new Brand Style Guide.

## 37.3 8068S - 09/10

10. Updated "Errata" on page 93.

#### 37.4 8068R - 08/10

- 1. Updated the Footnote 3 of "Ordering Information" on page 2.
- 2. Updated Footnote 2 of Figure 2-1 on page 3.
- 3. Updated "Data Memory Map (Hexadecimal address)" on page 11. 192A3 has 2 KB EEPROM.
- 4. Updated "Features" on page 27. Event Channel 0 output on port pin 7.
- 5. Updated "Absolute Maximum Ratings\*" on page 63 by adding Icc for Flash/EEPROM Programming.
- 6. Added AVCC in "ADC Characteristics" on page 67.
- 7. Updated Start up time in "ADC Characteristics" on page 67.



- 8. Updated "DAC Characteristics" on page 68. Removed DC output impedence.
- 9. Updated Figure 35-6 on page 74. Replaced the figure by a correct one.
- 10. Fixed typo in "Errata" section.

## 37.5 8068Q - 02/10

1. Added "PDI Speed" on page 92.

37.6 8068P - 02/10

- 1. Updated the device pin-out Figure 2-1 on page 3. PDI\_CLK and PDI\_DATA renamed only PDI.
- 2. Removed JTAG Reset from the datasheet.
- 3. Updated "DAC 12-bit Digital to Analog Converter" on page 43. DAC uses internal 1.0 voltage.
- 4. Added Table 34-19 on page 71.
- 5. Updated "Timer/Counter and AWEX functions" on page 49.
- 6. Updated "Alternate Pin Function Description" on page 49.
- 7. Updated all "Electrical Characteristics" on page 63.
- 8. Updated "PAD Characteristics" on page 69.
- 9. Changed Internal Oscillator Speed to "Oscillators and Wake-up Time" on page 88.
- 10. Updated "Errata" on page 93

## 37.7 8068O - 11/09

- 1. Updated Table 34-3 on page 66, Endurance and Data Retention.
- 2. Updated Table 34-11 on page 69, Input hysteresis is in V and not in mV.
- 3. Updated "Errata" on page 93.

## 37.8 8068N - 10/09

1. Updated "Errata" on page 93.



## 37.9 8068M - 09/09

- 1. Updated "Electrical Characteristics" on page 63.
- 2. Added "Flash and EEPROM Memory Characteristics" on page 66.
- 3. Added Errata for "ATxmega192A3, ATxmega128A3, ATxmega64A3" on page 110.

## $37.10 \ 8068L - 06/09$

1.	Updated "Ordering	Information"	on page 2.

- 2. Updated "Features" on page 39.
- 3. Updated "Overview" on page 43.
- 4. Updated "Overview" on page 48.
- 5. Added "Electrical Characteristics" on page 63.
- 6. Added "Typical Characteristics" on page 72.
- 7. Updated ""Errata" on page 93.
- 37.11 8068K 02/09
- 1. Added "Errata" on page 93 for ATxmega256A3 rev B.

## 37.12 8068J - 12/08

1. Added "Errata" on page 93 for ATxmega256A3 rev A.

## $37.13 \ 8068 I - 11/08$

1. Updated Featurelist in "Memories" on page 9.

## 37.14 8068H - 10/08

1. Updated Table 14-1 on page 25.



## 37.15 8068G - 09/08

1.	Updated	"Features"	on	page	1.
••	opaaloa	1 0414100	<b>U</b>	page	•••

- 2. Updated "Ordering Information" on page 2.
- 3. Updated "Features" on page 9 by removing "External Memory...".
- 4. Updated Figure 7-1 on page 10 and Figure 7-2 on page 11.
- 5. Updated Table 7-2 on page 14 and Table 7-3 on page 14.
- 6. Updated "Features" on page 41 and "Overview" on page 41.
- 7 Removed "Interrupt Vector Summary" section from datasheet.

## 37.16 8068F - 08/08

- 1. Changed Figure 2-1's title to "Block diagram and pinout."
- 2. Changed Package Type to "64M2" in "Ordering Information" on page 2 and in "Errata" on page 93.
- 3. Updated Table 30-5 on page 52.
- 4. Inserted a correct "64A" TQFP drawing on page 61.

## 37.17 8068E - 08/08

- 1. Updated "Block Diagram" on page 5.
- 2. Inserted "Interrupt Vector Summary" on page 54.

#### 37.18 8068D - 06/08

1. References to External Bus Interface (EBI) removed from "Features" on page 1.

## 37.19 8068C - 06/08

- 1. Updated "Features" on page 1.
- 2. Updated Figure 2-1 on page 3.
- 3. Updated "Overview" on page 4.
- 4. Updated Table 7-2 on page 14.



- 5. Replaced Figure 25-1 on page 42 by a correct one.
- 6. Updated "Features" and "Overview" on page 43.
- 7. Updated all tables in section "Alternate Pin Functions" on page 51.

## $37.20 \ 8068B - 06/08$

- 1. Updated "Features" on page 1.
- 2. Updated "" on page 2 and "Pinout and Pin Functions" on page 49.
- 3. Updated "Ordering Information" on page 2.
- 4. Updated "Overview" on page 4, included the XMEGA A3 explanation text on page 6.
- 5. Added XMEGA A3 Block Diagram, Figure 3-1 on page 5.
- 6. Updated AVR CPU "Overview" on page 7 and Updated Figure 6-1 on page 7.
- 7. Updated Event System block diagram, Figure 9-1 on page 17.
- 8. Updated "PMIC Programmable Multi-level Interrupt Controller" on page 25.
- 9. Updated "AC Analog Comparator" on page 44.
- 10. Updated "I/O configuration" on page 27.
- 11. Inserted a new Figure 16-1 on page 32.
- 12. Updated "Peripheral Module Address Map" on page 56.
- 13. Inserted "Instruction Set Summary" on page 57.
- 14. Added Speed grades in "Operating Voltage and Frequency" on page 65.

## 37.21 8068A - 02/08

1. Initial revision.



## **Table of Contents**

	Features	1
	Typical Applications	1
1	Ordering Information	2
2	Pinout/Block Diagram	3
3	Overview	4
	3.1Block Diagram	5
4	Resources	6
	4.1Recommended reading	6
5	Disclaimer	6
6	AVR CPU	7
	6.1Features	7
	6.20verview	7
	6.3Register File	8
	6.4ALU - Arithmetic Logic Unit	8
	6.5Program Flow	8
7	Memories	9
7	<i>Memories</i>	
7		9
7	7.1Features	9 9
7	7.1Features 7.2Overview	9 9 10
7	<ul> <li>7.1Features</li> <li>7.2Overview</li> <li>7.3In-System Programmable Flash Program Memory</li> <li>7.4Data Memory</li> <li>7.5Production Signature Row</li> </ul>	9 9 10 11 13
7	<ul> <li>7.1Features</li> <li>7.2Overview</li> <li>7.3In-System Programmable Flash Program Memory</li> <li>7.4Data Memory</li> <li>7.5Production Signature Row</li> <li>7.6User Signature Row</li> </ul>	9 10 11 13 13
7	<ul> <li>7.1Features</li> <li>7.2Overview</li> <li>7.3In-System Programmable Flash Program Memory</li> <li>7.4Data Memory</li> <li>7.5Production Signature Row</li> </ul>	9 10 11 13 13
8	<ul> <li>7.1Features</li> <li>7.2Overview</li> <li>7.3In-System Programmable Flash Program Memory</li> <li>7.4Data Memory</li> <li>7.5Production Signature Row</li> <li>7.6User Signature Row</li> </ul>	9 10 11 13 13 13
	<ul> <li>7.1Features</li> <li>7.2Overview</li> <li>7.3In-System Programmable Flash Program Memory</li> <li>7.4Data Memory</li> <li>7.5Production Signature Row</li> <li>7.6User Signature Row</li> <li>7.7Flash and EEPROM Page Size</li> </ul>	9 10 11 13 13 14
	7.1Features         7.2Overview         7.3In-System Programmable Flash Program Memory         7.4Data Memory         7.5Production Signature Row         7.6User Signature Row         7.7Flash and EEPROM Page Size         DMAC - Direct Memory Access Controller	9 10 11 13 13 14 15
	7.1Features         7.2Overview         7.3In-System Programmable Flash Program Memory         7.4Data Memory         7.5Production Signature Row         7.6User Signature Row         7.7Flash and EEPROM Page Size         DMAC - Direct Memory Access Controller         8.1Features	9 10 11 13 13 14 15 15
8	7.1Features         7.2Overview         7.3In-System Programmable Flash Program Memory         7.4Data Memory         7.4Data Memory         7.5Production Signature Row         7.6User Signature Row         7.7Flash and EEPROM Page Size         DMAC - Direct Memory Access Controller         8.1Features         8.2Overview	9 10 11 13 13 14 15 15 15
8	7.1Features         7.2Overview         7.3In-System Programmable Flash Program Memory         7.4Data Memory         7.4Data Memory         7.5Production Signature Row         7.6User Signature Row         7.7Flash and EEPROM Page Size         DMAC - Direct Memory Access Controller         8.1Features         8.2Overview	9 10 11 13 13 13 14 15 15 15 15 16
8 9	7.1Features         7.2Overview         7.3In-System Programmable Flash Program Memory         7.4Data Memory         7.4Data Memory         7.5Production Signature Row         7.6User Signature Row         7.7Flash and EEPROM Page Size         DMAC - Direct Memory Access Controller         8.1Features         8.2Overview         9.1Features	9 10 11 13 13 13 14 15 15 15 16 16



10.20verview	
10.3Clock Options	19
Power Management and Sleep Modes	21
11.1Features	21
11.20verview	21
11.3Sleep Modes	21
System Control and Reset	23
12.1Features	23
12.2Resetting the AVR	23
12.3Reset Sources	23
WDT - Watchdog Timer	24
13.1Features	24
13.20verview	24
PMIC - Programmable Multi-level Interrupt Controller	25
14.1Features	25
14.20verview	25
14.3Interrupt vectors	25
I/O Ports	27
15.1Features	27
15.20verview	27
15.3I/O configuration	27
15.4Input sensing	30
15.5Port Interrupt	30
15.6Alternate Port Functions	30
T/C - 16-bits Timer/Counter with PWM	31
16.1Features	31
16.20verview	31
AWEX - Advanced Waveform Extension	33
17.1Features	
17.20verview	33
Hi-Res - High Resolution Extension	34
18.1Features	34
18.20verview	34
	10.3Clock Options         Power Management and Sleep Modes         11.1Features         11.2Overview         11.3Sleep Modes         System Control and Reset         12.1Features         12.2Resetting the AVR         12.3Reset Sources         WDT - Watchdog Timer         13.1Features         13.2Overview         PMIC - Programmable Multi-level Interrupt Controller         14.1Features         14.2Overview         14.3Interrupt vectors         I/O Ports         15.1Features         15.2Overview         15.3I/O configuration         15.4Input sensing         15.5Port Interrupt         15.6Alternate Port Functions         T/C - 16-bits Timer/Counter with PWM         16.1Features         16.2Overview         AWEX - Advanced Waveform Extension         17.1Features         17.2Overview



19	RTC - Real-Time Counter	35
	19.1Features	35
	19.20verview	35
20	TWI - Two Wire Interface	36
	20.1Features	
	20.20verview	36
21	SPI - Serial Peripheral Interface	37
	21.1Features	37
	21.20verview	37
22	USART	38
	22.1Features	
	22.20verview	38
23	IRCOM - IR Communication Module	39
	23.1Features	
	23.20verview	
24	Crypto Engine	40
	24.1Features	40
	24.20verview	40
25	ADC - 12-bit Analog to Digital Converter	41
	25.1Features	41
	25.20verview	41
26	DAC - 12-bit Digital to Analog Converter	43
	26.1Features	43
	26.20verview	43
27	AC - Analog Comparator	44
	27.1Features	44
	27.20verview	44
	27.3Input Selection	46
	27.4Window Function	46
28	OCD - On-chip Debug	47
	28.1Features	47
	28.20verview	47
29	Program and Debug Interfaces	48



	29.1Features	
	29.20verview	
	29.3IEEE 1149.1 (JTAG) Boundary-scan	48
30	Pinout and Pin Functions	49
	30.1Alternate Pin Function Description	49
	30.2Alternate Pin Functions	51
31	Peripheral Module Address Map	56
<i>32</i>	Instruction Set Summary	57
33	Packaging information	61
	33.164A	61
	33.264M2	62
34	Electrical Characteristics	63
	34.1Absolute Maximum Ratings*	63
	34.2DC Characteristics	63
	34.3Operating Voltage and Frequency	65
	34.4Flash and EEPROM Memory Characteristics	66
	34.5ADC Characteristics	67
	34.6DAC Characteristics	68
	34.7Analog Comparator Characteristics	68
	34.8Bandgap Characteristics	68
	34.9Brownout Detection Characteristics	69
	34.10PAD Characteristics	69
	34.11POR Characteristics	70
	34.12Reset Characteristics	70
	34.13Oscillator Characteristics	70
35	Typical Characteristics	72
	35.1Active Supply Current	72
	35.2Idle Supply Current	75
	35.3Power-down Supply Current	79
	35.4Power-save Supply Current	80
	35.5Pin Pull-up	80
	35.6Pin Output Voltage vs. Sink/Source Current	82
	35.7Pin Thresholds and Hysteresis	85
	35.8Bod Thresholds	87



	35.9Oscillators and Wake-up Time	
	35.10Module current consumption	91
	35.11Reset Pulsewidth	
	35.12PDI Speed	
36	Errata	
	36.1ATxmega256A3	
	36.2ATxmega192A3, ATxmega128A3, ATxmega64A3	
37	Datasheet Revision History	124
	37.18068U – 06/13	
	37.28068T – 12/10	
	37.38068S – 09/10	
	37.48068R – 08/10	
	37.58068Q – 02/10	
	37.68068P – 02/10	
	37.78068O – 11/09	
	37.88068N – 10/09	
	37.98068M – 09/09	
	37.108068L – 06/09	
	37.118068K – 02/09	
	37.128068J – 12/08	
	37.138068I – 11/08	
	37.148068H – 10/08	
	37.158068G – 09/08	
	37.168068F – 08/08	
	37.178068E – 08/08	
	37.188068D – 06/08	
	37.198068C – 06/08	
	37.208068B – 06/08	
	37.218068A – 02/08	
	Table of Contents	i



#### Headquarters

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, Atmel<sup>®</sup> logo and combinations thereof, AVR<sup>®</sup>, AVR<sup>®</sup> logo and others are registered trademarks, XMEGA<sup>TM</sup> and others are trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.