

CMOS 8-/16-Bit Microprocessor

The Intersil 80C88 high performance 8-/16-bit CMOS CPU is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). Two modes of operation, MINimum for small systems and MAXimum for larger applications such as multiprocessing, allow user configuration to achieve the highest performance level.

Full TTL compatibility (with the exception of CLOCK) and industry-standard operation allow use of existing NMOS 8088 hardware and Intersil CMOS peripherals.

Complete software compatibility with the 80C86, 8086, and 8088 microprocessors allows use of existing software in new designs.

Features

- Compatible with NMOS 8088
- Direct Software Compatibility with 80C86, 8086, 8088
- 8-Bit Data Bus Interface; 16-Bit Internal Architecture
- Completely Static CMOS Design
 - DC 5MHz (80C88)
 - DC8MHz (80C88-2)
- Low Power Operation
 - ICCSB 500µA Maximum
 - ICCOP 10mA/MHz Maximum
- 1 Megabyte of Direct Memory Addressing Capability
- 24 Operand Addressing Modes
- Bit, Byte, Word, and Block Move Operations
- 8-Bit and 16-Bit Signed/Unsigned Arithmetic
- Bus-Hold Circuitry Eliminates Pull-up Resistors
- Wide Operating Temperature Ranges
 - C80C88 0°C to +70°C
 - I80C88 -40°C to +85°C
 - M80C88 -55°C to +125°C
- Pb-Free Available (RoHS Compliant)

Ordering Information


PART NUMBER (5MHz)	PART MARKING	PART NUMBER (8MHz)	PART MARKING	TEMPERATURE RANGE (°C)	PACKAGE	PKG. DWG. #
CP80C88	CP80C88	CP80C88-2	CP80C88-2	0 to +70	40 LD PDIP	E40.6
IP80C88	IP80C88	IP80C88-2	IP80C88-2	-40 to +85	40 LD PDIP	E40.6
MD80C88/B	MD80C88/B			-55 to +125	40 LD CERDIP	F40.6
CP80C88Z (Note)	CP80C88Z			0 to +70	40 LD PDIP* (Pb-Free)	E40.6

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



80C88

Pinouts

80C88
(40 LD PDIP, 40 LD CERIDP)
TOP VIEW



Functional Diagram



Pin Description

The following pin function descriptions are for 80C88 systems in either minimum or maximum mode. The “local bus” in these descriptions is the direct multiplexed bus interface connection to the 80C88 (without regard to additional bus buffers).

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION															
MAXIMUM OR MINIMUM MODE. THE “LOCAL BUS” IN THESE DESCRIPTIONS IS THE DIRECT MULTIPLEXED BUS INTERFACE CONNECTION TO THE 80C88 (WITHOUT REGARD TO ADDITIONAL BUS BUFFERS).																		
AD7 thru AD0	9 thru 16	I/O	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/I/O address (T1) and data (T2,T3,Tw and T4) bus. These lines are active HIGH and are held at high impedance to the last valid level during interrupt acknowledge and local bus “hold acknowledge” or “grant sequence”															
A15, A14 thru A8	39, 2 thru 8	O	ADDRESS BUS: These lines provide address bits 8 through 15 for the entire bus cycle (T1-T4). These lines do not have to be latched by ALE to remain valid. A15-A8 are active HIGH and are held at high impedance to the last valid logic level during interrupt acknowledge and local bus “hold acknowledge” or “grant sequence”.															
A19/S6, A18/S5, A17/S4, A16/S3	35 36 37 38	O O O O	ADDRESS/STATUS: During T1, these are the four most significant address lines for memory operations. During I/O operations, these lines are LOW. During memory and I/O operations, status information is available on these lines during T2, T3, TW and T4. S6 is always LOW. The status of the interrupt enable flag bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded as shown. This information indicates which segment register is presently being used for data accessing. These lines are held at high impedance to the last valid logic level during local bus “hold acknowledge” or “grant Sequence”.															
			<table border="1"> <thead> <tr> <th>S4</th> <th>S3</th> <th>CHARACTERISTICS</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Alternate Data</td> </tr> <tr> <td>0</td> <td>1</td> <td>Stack</td> </tr> <tr> <td>1</td> <td>0</td> <td>Code or None</td> </tr> <tr> <td>1</td> <td>1</td> <td>Data</td> </tr> </tbody> </table>	S4	S3	CHARACTERISTICS	0	0	Alternate Data	0	1	Stack	1	0	Code or None	1	1	Data
S4	S3	CHARACTERISTICS																
0	0	Alternate Data																
0	1	Stack																
1	0	Code or None																
1	1	Data																
\overline{RD}	32	O	READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the IO/M pin or S2. This signal is used to read devices which reside on the 80C88 local bus. \overline{RD} is active LOW during T2, T3, Tw of any read cycle, and is guaranteed to remain HIGH in T2 until the 80C88 local bus has floated. This line is held at a high impedance logic one state during “hold acknowledge” or “grant sequence”.															
READY	22	I	READY: is the acknowledgment from the address memory or I/O device that it will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 82C84A clock generator to from READY. This signal is active HIGH. The 80C88 READY input is not synchronized. Correct operation is not guaranteed if the set up and hold times are not met.															
INTR	18	I	INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.															
\overline{TEST}	23	I	TEST: input is examined by the “wait for test” instruction. If the \overline{TEST} input is LOW, execution continues, otherwise the processor waits in an “idle” state. This input is synchronized internally during each clock cycle on the leading edge of CLK.															
NMI	17	I	NONMASKABLE INTERRUPT: is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.															
RESET	21	I	RESET: cases the processor to immediately terminate its present activity. The signal must transition LOW to HIGH and remain active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.															
CLK	19	I	CLOCK: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.															
V _{CC}	40		V _{CC} : is the +5V power supply pin. A 0.1μF capacitor between pins 20 and 40 recommended for decoupling.															
GND	1, 20		GND: are the ground pins (both pins must be connected to system ground). A 0.1μF capacitor between pins 1 and 20 is recommended for decoupling.															
$\overline{MN}/\overline{MX}$	33	I	MINIMUM/MAXIMUM: indicates the mode in which the processor is to operate. The two modes are discussed in the following sections.															

Pin Description

The following pin function descriptions are for 80C88 system in minimum mode (i.e., $\overline{MN}/\overline{MX} = V_{CC}$). Only the pin functions which are unique to the minimum mode are described; all other pin functions are as described above.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION
MINIMUM MODE SYSTEM (i.e., $\overline{MN}/\overline{MX} = V_{CC}$)			
$\overline{IO}/\overline{M}$	28	O	STATUS LINE: is an inverted maximum mode $\overline{S2}$. It is used to distinguish a memory access from an I/O access. $\overline{IO}/\overline{M}$ becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle ($\overline{IO} = \text{HIGH}$, $\overline{M} = \text{LOW}$). $\overline{IO}/\overline{M}$ is held to a high impedance logic one during local bus "hold acknowledge".
\overline{WR}	29	O	Write: strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the $\overline{IO}/\overline{M}$ signal. \overline{WR} is active for T2, T3, and Tw of any write cycle. It is active LOW, and is held to high impedance logic one during local bus "hold acknowledge".
\overline{INTA}	24	O	INTA: is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3 and Tw of each interrupt acknowledge cycle. Note that INTA is never floated.
ALE	25	O	ADDRESS LATCH ENABLE: is provided by the processor to latch the address into the 82C82/82C83 address latch. It is a HIGH pulse active during clock low of T1 of any bus cycle. Note that ALE is never floated.
$\overline{DT}/\overline{R}$	27	O	DATA TRANSMIT/RECEIVE: is needed in a minimum system that desires to use an 82C86/82C87 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically, $\overline{DT}/\overline{R}$ is equivalent to $\overline{S1}$ in the maximum mode, and its timing is the same as for $\overline{IO}/\overline{M}$ ($\overline{T} = \text{HIGH}$, $\overline{R} = \text{LOW}$). This signal is held to a high impedance logic one during local bus "hold acknowledge".
\overline{DEN}	26	O	DATA ENABLE: is provided as an output enable for the 82C86/82C87 in a minimum system which uses the transceiver. \overline{DEN} is active LOW during each memory and I/O access, and for INTA cycles. For a read or \overline{INTA} cycle, it is active from the middle of T2 until the middle of T4, while for a write cycle, it is active from the beginning of T2 until the middle of T4. \overline{DEN} is held to high impedance logic one during local bus "hold acknowledge".
HOLD, HLDA	31 30	I O	HOLD: indicates that another master is requesting a local bus "hold". To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgment, in the middle of a T4 or T1 clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor lowers HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. Hold is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the set up time.
$\overline{SS0}$	34	O	STATUS LINE: is logically equivalent to $\overline{S0}$ in the maximum mode. The combination of $\overline{SS0}$, $\overline{IO}/\overline{M}$ and $\overline{DT}/\overline{R}$ allows the system to completely decode the current bus cycle status. $\overline{SS0}$ is held to high impedance logic one during local bus "hold acknowledge".

$\overline{IO}/\overline{M}$	$\overline{DT}/\overline{R}$	$\overline{SS0}$	CHARACTERISTICS
1	0	0	Interrupt Acknowledge
1	0	1	Read I/O Port
1	1	0	Write I/O Port
1	1	1	Halt
0	0	0	Code Access
0	0	1	Read Memory
0	1	0	Write Memory
0	1	1	Passive

Pin Description (Continued)

The following pin function descriptions are for 80C88 system in maximum mode (i.e., $\overline{MN}/\overline{MX} = \text{GND}$). Only the pin functions which are unique to the maximum mode are described; all other pin functions are as described above.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION																																				
MAXIMUM MODE SYSTEM (i.e., $\overline{MN}/\overline{MX} = \text{GND}$).																																							
$\overline{S0}$ $\overline{S1}$ $\overline{S2}$	26 27 28	O O O	<p>STATUS: is active during clock high of T4, T1 and T2, and is returned to the passive state (1, 1, 1) during T3 or during Tw when READY is HIGH. This status is used by the 82C88 bus controller to generate all memory and I/O access control signals. Any change by $\overline{S2}$, $\overline{S1}$ or $\overline{S0}$ during T4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T3 or Tw is used to indicate the end of a bus cycle. These signals are held at a high impedance logic one state during "grant sequence".</p> <table border="1"> <thead> <tr> <th>S2</th> <th>S1</th> <th>S0</th> <th>CHARACTERISTICS</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Interrupt Acknowledge</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Read I/O Port</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Write I/O Port</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Halt</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Code Access</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Read Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Write Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Passive</td> </tr> </tbody> </table>	S2	S1	S0	CHARACTERISTICS	0	0	0	Interrupt Acknowledge	0	0	1	Read I/O Port	0	1	0	Write I/O Port	0	1	1	Halt	1	0	0	Code Access	1	0	1	Read Memory	1	1	0	Write Memory	1	1	1	Passive
S2	S1	S0	CHARACTERISTICS																																				
0	0	0	Interrupt Acknowledge																																				
0	0	1	Read I/O Port																																				
0	1	0	Write I/O Port																																				
0	1	1	Halt																																				
1	0	0	Code Access																																				
1	0	1	Read Memory																																				
1	1	0	Write Memory																																				
1	1	1	Passive																																				
$\overline{RQ}/\overline{GT0}$, $\overline{RQ}/\overline{GT1}$	31 30	I/O	<p>REQUEST/GRANT: pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bidirectional with $\overline{RQ}/\overline{GT0}$ having higher priority than $\overline{RQ}/\overline{GT1}$. $\overline{RQ}/\overline{GT}$ has internal bus-hold high circuitry and, if unused, may be left unconnected. The request/grant sequence is as follows (see $\overline{RQ}/\overline{GT}$ Timing Sequence):</p> <ol style="list-style-type: none"> 1. A pulse of one CLK wide from another local bus master indicates a local bus request ("hold") to the 80C88 (pulse 1). 2. During a T4 or T1 clock cycle, a pulse one clock wide from the 80C88 to the requesting master (pulse 2), indicates that the 80C88 has allowed the local bus to float and that it will enter the "grant sequence" state at the next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "grant sequence". 3. A pulse one CLK wide from the requesting master indicates to the 80C88 (pulse 3) that the "hold" request is about to end and that the 80C88 can reclaim the local bus at the next CLK. The CPU then enters T4 (or T1 if no bus cycles pending). <p>Each master-master exchange of the local bus is a sequence of three pulses. There must be one idle CLK cycle after bus exchange. Pulses are active LOW.</p> <p>If the request is made while the CPU is performing a memory cycle, it will release the local bus during T4 of the cycle when all the following conjugations are met:</p> <ol style="list-style-type: none"> 1. Request occurs on or before T2. 2. Current cycle is not the low bit of a word. 3. Current cycle is not the first acknowledge of an interrupt acknowledge sequence. 4. A locked instruction is not currently executing. <p>If the local bus is idle when the request is made the two possible events will follow:</p> <ol style="list-style-type: none"> 1. Local bus will be released during the next clock. 2. A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied. 																																				
\overline{LOCK}	29	O	<p>LOCK: indicates that other system bus masters are not to gain control of the system bus while \overline{LOCK} is active (LOW). The \overline{LOCK} signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and is held at a high impedance logic one state during "grant sequence". In Max Mode, \overline{LOCK} is automatically generated during T2 of the first \overline{INTA} cycle and removed during T2 of the second \overline{INTA} cycle.</p>																																				

Pin Description (Continued)

The following pin function descriptions are for 80C88 system in maximum mode (i.e., $\overline{MN}/\overline{MX} = \text{GND}$). Only the pin functions which are unique to the maximum mode are described; all other pin functions are as described above.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION															
MAXIMUM MODE SYSTEM (i.e., $\overline{MN}/\overline{MX} = \text{GND}$).																		
QS1, QS0	24, 25	O	<p>QUEUE STATUS: provide status to allow external tracking of the internal 80C88 instruction queue. The queue status is valid during the CLK cycle after which the queue operation is performed. Note that the queue status never goes to a high impedance state (floated).</p> <table border="1"> <thead> <tr> <th>QS1</th> <th>QS0</th> <th>CHARACTERISTICS</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>No Operation</td> </tr> <tr> <td>0</td> <td>1</td> <td>First Byte of Opcode from Queue</td> </tr> <tr> <td>1</td> <td>0</td> <td>Empty the Queue</td> </tr> <tr> <td>1</td> <td>1</td> <td>Subsequent Byte from Queue</td> </tr> </tbody> </table>	QS1	QS0	CHARACTERISTICS	0	0	No Operation	0	1	First Byte of Opcode from Queue	1	0	Empty the Queue	1	1	Subsequent Byte from Queue
QS1	QS0	CHARACTERISTICS																
0	0	No Operation																
0	1	First Byte of Opcode from Queue																
1	0	Empty the Queue																
1	1	Subsequent Byte from Queue																
	34	O	Pin 34 is always a logic one in the maximum mode and is held at a high impedance logic one during a "grant sequence".															

Functional Description**Static Operation**

All 80C88 circuitry is static in design. Internal registers, counters and latches are static and require not refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on other microprocessors. The CMOS 80C88 can operate from DC to the specified upper frequency limit. The processor clock may be stopped in either state (high/low) and held there indefinitely. This type of operation is especially useful for system debug or power critical applications.

The 80C88 can be single stepped using only the CPU clock. This state can be maintained as long as is necessary. Single step clock operation allows simple interface circuitry to provide critical information for start-up.

Static design also allows very low frequency operation (as low as DC). In a power critical situation, this can provide extremely low power operation since 80C88 power dissipation is directly related to operation frequency. As the system frequency is reduced, so is the operating power until, at a DC input frequency, the power requirement is the 80C88 standby current.

Internal Architecture

The internal functions of the 80C88 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the CPU block diagram.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by

this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 4-bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 1-byte in the queue, the BIU will attempt a byte fetch memory cycle. This greatly reduces "dead time": on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides unrelocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage.

Memory Organization

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra, and stack segments of up to 64-bytes each, with each segment falling on 16-byte boundaries. (See Figure 1).




FIGURE 1. MEMORY ORGANIZATION

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to specific rules as shown in Table 1. All information in one segment type share the same logical attributes (e.g., code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

TABLE 1.

MEMORY REFERENCE NEED	SEGMENT REGISTER USED	SEGMENT SELECTION RULE
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External Data (Global)	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location.

The BIU will automatically execute two fetch or write cycles for 16-bit operands.

Certain locations in memory are reserved for specific CPU operations. (See Figure 2). Locations from addresses FFFF0H through FFFFFH are reserved for operations including a jump to initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt service routines is accessed through its own pair of 16-bit pointers - segment address pointer and offset address pointer. The first pointer, used as the offset address, is loaded into the IP, and the second pointer, which designates the base address, is loaded into the CS. At this point program control is transferred to the interrupt routine. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

Minimum and Maximum Modes

The requirements for supporting minimum and maximum 80C88 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 80C88 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the 80C88 defines pins 24 through 31 and 34 in maximum mode. When the MN/MX pins is strapped to V_{CC}, the 80C88 generates bus control signals itself on pins 24 through 31 and 34.

The minimum mode 80C88 can be used with either a multiplexed or demultiplexed bus. This architecture provides the 80C88 processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64k address ability) or two latches (for a full megabyte of addressing). An 82C86 or 82C87 transceiver can also be used if data bus buffering is required. (See Figure 3). The 80C88 provides \overline{DEN} and DT/R to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 82C88 bus controller (See Figure 4). The 82C88 decode status lines S0, S1 and S2, and provides the system with all bus control signals. Moving the bus control to the 82C88 provides better source and sink current capability to the control lines, and frees the 80C88 pins for extended large system features. Hardware lock, queue status, and two request/grant interfaces are provided by the 80C88 in maximum mode. These features allow coprocessors in local bus and remote bus configurations.




FIGURE 2. RESERVED MEMORY LOCATIONS

Bus Operation

The 80C88 address/data bus is broken into three parts: the lower eight address/data bits (AD0-AD7), the middle eight address bits (A8-A15), and the upper four address bits (A16-A19). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor, permitting the use of standard 40 lead package. The middle eight address bits are not multiplexed, i.e., they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3 and T4. (See Figure 5). The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "Not Ready" indication is given by the addressed device, "wait" states (TW) are inserted between T3 and T4. Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 80C88 driven bus cycles. These are referred to as "idle" states (TI), or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T1 of any bus cycle, the ALE (Address latch enable) signal is emitted (by either the processor or the 82C88 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits $\overline{S0}$, $\overline{S1}$, and $\overline{S2}$ are used by the bus controller, in maximum mode, to identify the type of bus transaction according to Table 2.

Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used to this bus cycle in forming the address according to Table 3.

S5 is a reflection of the PSW interrupt enable bit. S6 is always equal to 0.




FIGURE 3. DEMULTIPLEXED BUS CONFIGURATION




FIGURE 4. FULLY BUFFERED SYSTEM USING BUS CONTROLLER




FIGURE 5. BASIC SYSTEM TIMING

TABLE 2.

S2	S1	S0	CHARACTERISTICS
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (No Bus Cycle)

TABLE 3.

S4	S3	CHARACTERISTICS
0	0	Alternate Data (Extra Segment)
0	1	Stack
1	0	Code or None
1	1	Data

I/O Addressing

In the 80C88, I/O operations can address up to a maximum of 64k I/O registers. The I/O address appears in the same format as the memory address on bus lines A15-A0. The address lines A19-A16 are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 80C88 uses a full 16-bit address on its lower 16 address lines.

External Interface

Processor Reset and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 80C88 RESET is required to be HIGH for greater than four clock cycles. The 80C88 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 80C88 operates normally, beginning with the instruction in absolute location FFFF0H (see Figure 2). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50 μ s after power up, to allow complete initialization of the 80C88.

NMI will not be recognized if asserted prior to the second CLK cycle following the end of RESET.

Bus Hold Circuitry

To avoid high current conditions caused by floating inputs to CMOS devices and to eliminate the need for pull-up/down resistors, "bus-hold" circuitry has been used on 80C88 pins 2-16, 26-32 and 34-39 (see Figure 6A and 6B). These circuits maintain a valid logic state if no driving source is present (i.e., an unconnected pin or a driving source which goes to a high impedance state).

To override the "bus hold" circuits, an external driver must be capable of supplying 400 μ A minimum sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a "resistive" type element, the associated power supply current is negligible. Power dissipation is significantly reduced when compared to the use of passive pull-up resistors.

Interrupt Operations

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description. Hardware interrupts can be classified as nonmaskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 2), which are reserved for this purpose. Each element in the table is 4-bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the

appropriate element to the new interrupt service program location.




FIGURE 6A. BUS HOLD CIRCUITRY PINS 2-16 AND 35-39




FIGURE 6B. BUS HOLD CIRCUITRY PINS 26-32 AND 34

FIGURE 6.

Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to High transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles, but is not required to be synchronized to the clock. An high going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2-bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure.

The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

Maskable Interrupt (INTR)

The 80C88 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK.

To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. INTR may be removed anytime after the falling edge of the first $\overline{\text{INTA}}$ signal. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step). The FLAGS register, which is automatically pushed onto the stack, reflects the state of the processor prior to the interrupt. The enable bit will be zero until the old FLAGS register is restored, unless specifically set by an instruction.

During the response sequence (see Figure 7), the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 80C88 emits to $\overline{\text{LOCK}}$ signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus “hold” request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 82C59A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table.

An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. INTR may be removed anytime after the falling edge of the first $\overline{\text{INTA}}$ signal. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.




FIGURE 7. INTERRUPT ACKNOWLEDGE SEQUENCE

Halt

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on $\text{IO}/\overline{\text{M}}$, $\text{DT}/\overline{\text{R}}$, and $\overline{\text{SS0}}$. In maximum mode, the processor issues appropriate HALT status on $\overline{\text{S2}}$, $\overline{\text{S1}}$ and $\overline{\text{S0}}$, and the 82C88 bus controller issues one ALE. The 80C88 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold.

An interrupt request or RESET will force the 80C88 out of the HALT state.

Read/Modify/Write (Semaphore) Operations Via LOCK

The $\overline{\text{LOCK}}$ status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the “exchange register with memory” instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish “test and set lock” operations. The $\overline{\text{LOCK}}$ signal is activated (LOW) in the clock cycle following decoding of the $\overline{\text{LOCK}}$ prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the $\overline{\text{LOCK}}$ prefix. While $\overline{\text{LOCK}}$ is active, a request on a $\overline{\text{RQ}}/\overline{\text{GT}}$ pin will be recorded, and then honored at the end of the $\overline{\text{LOCK}}$.

External Synchronization Via TEST

As an alternative to interrupts, the 80C88 provides a single software-testable input pin ($\overline{\text{TEST}}$). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the $\overline{\text{TEST}}$ input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 80C88 three-states all output drivers while inputs and I/O pins are held at valid logic levels by internal bus-hold circuits. If interrupts are enabled, the 80C88 will recognize interrupts and process them when it regains control of the bus.

Basic System Timing

In minimum mode, the $\text{MN}/\overline{\text{MX}}$ pin is strapped to V_{CC} and the processor emits bus control signals ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\text{IO}/\overline{\text{M}}$, etc.) directly. In maximum mode, the $\text{MN}/\overline{\text{MX}}$ pin is strapped to GND and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUS™ compatible bus control signals.

System Timing - Minimum System

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal (see Figure 5). The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address data bus (AD0-AD7) at this time, into the 82C82/82C83 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the $\text{IO}/\overline{\text{M}}$ signal indicates a memory or I/O operation. At T2 the address is removed from the address data bus and the bus is held at the last valid logic state by internal bus-hold devices. The read control signal is also asserted at T2. The read ($\overline{\text{RD}}$) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data

will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again three-state its bus drivers. If a transceiver (82C86/82C87) is required to buffer the local bus, signals DT/R and DEN are provided by the 80C88.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/M signal is again asserted to indicate a memory or I/O write operation. In T₂, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T₄. During T₂, T₃, and T_w, the processor asserts the write control signal. The write (WR) signal becomes active at the beginning of T₂, as opposed to the read, which is delayed somewhat into T₂ to provide time for output drivers to become inactive.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (RD) signal and the address bus is held at the last valid logic state by internal bus-hold devices (see Figure 6). In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e., 82C59A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

Bus Timing - Medium Complexity Systems

For medium complexity systems, the MN/MX pin is connected to GND and the 82C88 bus controller is added to the system, as well as an 82C82/82C83 latch for latching the system address, and an 82C86/82C87 transceiver to allow for bus loading greater than the 80C88 is capable of handling (see Figure 8). Signals ALE, DEN, and DT/R are generated by the 82C88 instead of the processor in this configuration, although their timing remains relatively the same. The 80C88 status outputs (S₂, S₁ and S₀) provide type of cycle information and become 82C88 inputs. This bus cycle information specifies read (code, data or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 82C86/82C87 transceiver receives the usual T and OE inputs from the 82C88 DT/R and DEN outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 82C59A located on either the local bus or the system bus. If the master 82C59A priority interrupt controller is positioned on the local bus, the 82C86/82C87 transceiver must be

disabled when reading from the master 82C59A during the interrupt acknowledge sequence and software "poll".

The 80C88 Compared to the 80C86

The 80C88 CPU is a 8-bit processor designed around the 8086 internal structure. Most internal functions of the 80C88 are identical to the equivalent 80C86 functions. The 80C88 handles the external bus the same way the 80C86 does with the distinction of handling only 8-bits at a time. Sixteen-bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. Internally, there are three differences between the 80C88 and the 80C86. All changes are related to the 8-bit bus interface.

- The queue length is 4-bytes in the 80C88, whereas the 80C86 queue contains 6-bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8-bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 80C88 BIU will fetch a new instruction to load into the queue each time there is a 1-byte space available in the queue. The 80C86 waits until a 2-byte space is available.

The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occur. When the more sophisticated instructions of the 80C88 are being used, the queue has time to fill the execution proceeds as fast as the execution unit will allow.

The 80C88 and 80C86 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 80C88 or an 80C86.

The hardware interface of the 80C88 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A8-A15: These pins are only address outputs on the 80C88. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- BHE has no meaning on the 80C88 and has been eliminated.
- SS₀ provides the S₀ status information in the minimum mode. This output occurs on pin 34 in minimum mode

only. $\overline{DT/R}$, $\overline{IO/M}$ and $\overline{SS0}$ provide the complete bus status in minimum mode.

- $\overline{IO/M}$ has been inverted to be compatible with the 8085 bus structure.
- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.




FIGURE 8. MEDIUM COMPLEXITY SYSTEM TIMING

Absolute Maximum Ratings

Supply Voltage +8.0V
 Input, Output or I/O Voltage GND - 0.5V to $V_{CC} + 0.5V$
 ESD Classification Class 1

Operating Conditions

Operating Voltage Range +4.5V to +5.5V
 M80C88-2 Only +4.75V to +5.25V
 Operating Temperature Range
 C80C88/-2 0°C to +70°C
 I80C88/-2 -40°C to +85°C
 M80C88 -55°C to +125°C

Thermal Information

Thermal Resistance (Typical) θ_{JA} (°C/W)
 PDIP Package* 50
 CERDIP Package 30
 Maximum Junction Temperature
 Ceramic Package +175°C
 Plastic Package +150°C
 Storage Temperature Range -65°C to +150°C
 Pb-free reflow profile see link below

<http://www.intersil.com/pbfree/Pb-FreeReflow.asp>
 *Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

Die Characteristics

Gate Count 9750 Gates

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

Electrical Specifications $V_{CC} = 5.0V, \pm 10\%$; $T_A = 0^\circ C$ to +70°C (C80C88, C80C88-2)
 $V_{CC} = 5.0V, \pm 10\%$; $T_A = -40^\circ C$ to +85°C (I80C88, I80C88-2)
 $V_{CC} = 5.0V, \pm 10\%$; $T_A = -55^\circ C$ to +125°C (M80C88)

SYMBOL	PARAMETER	TEST CONDITION	MIN	MAX	UNITS
V_{IH}	Logical One Input Voltage	C80C88, I80C88 (Note 4)	2.0	-	V
		M80C88 (Note 4)	2.2	-	V
V_{IL}	Logical Zero Input Voltage		-	0.8	V
V_{IHC}	CLK Logical One Input Voltage		$V_{CC} - 0.8$	-	V
V_{ILC}	CLK Logical Zero Input Voltage		-	0.8	V
V_{OH}	Output High Voltage	$I_{OH} = -2.5mA$	3.0	-	V
		$I_{OH} = -100\mu A$	$V_{CC} - 0.4$	-	V
V_{OL}	Output Low Voltage	$I_{OL} = +2.5mA$	-	0.4	V
I_I	Input Leakage Current	$V_{IN} = 0V$ or V_{CC} Pins 17 thru 19, 21 thru 23 and 33	-1.0	1.0	μA
IBHH	Input Current-Bus Hold High	$V_{IN} = -3.0V$ (Note 1)	-40	-400	μA
IBHL	Input Current-Bus Hold Low	$V_{IN} = -0.8V$ (Note 2)	40	400	μA
I_O	Output Leakage Current	$V_{OUT} = 0V$ (Note 5)	-	-10.0	μA
ICCSB	Standby Power Supply Current	$V_{CC} = 5.5V$ (Note 3)	-	500	μA
ICCOP	Operating Power Supply Current	FREQ = Max, $V_{IN} = V_{CC}$ or GND, Outputs Open	-	10	mA/MHz

NOTES:

1. IBHH should be measured after raising V_{IN} to V_{CC} and then lowering to 3.0V on the following pins 2 thru 16, 26 thru 32, 34 thru 39.
2. IBHL should be measured after lowering V_{IN} to GND and then raising to 0.8V on the following pins: 2 thru 16, 35 thru 39.
3. ICCSB tested during clock high time after HALT instruction executed. $V_{IN} = V_{CC}$ or GND, $V_{CC} = 5.5V$, Outputs unloaded.
4. MN/MX is a strap option and should be held to V_{CC} or GND.
5. IO should be measured by putting the pin in a high impedance state and then driving V_{OUT} to GND on the following pins: 26-29 and 32.

Capacitance $T_A = +25^\circ C$

SYMBOL	PARAMETER	TEST CONDITIONS	TYPICAL	UNITS
C_{IN}	Input Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF
C_{OUT}	Output Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF
CI/O	I/O Capacitance	FREQ = 1MHz. All measurements are referenced to device GND	25	pF

80C88

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$ (C80C88, C80C88-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C88, I80C88-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -55^\circ$ to $+125^\circ C$ (M80C88)

SYMBOL	PARAMETER	TEST CONDITIONS	80C88		80C88-2		UNITS	
			MIN	MAX	MIN	MAX		
MINIMUM COMPLEXITY SYSTEM								
Timing Requirements								
(1)	TCLCL	CLK Cycle Period		200	-	125	-	ns
(2)	TCLCH	CLK Low Time		118	-	68	-	ns
(3)	TCHCL	CLK High Time		69	-	44	-	ns
(4)	TCH1CH2	CLK Rise Time	From 1.0V to 3.5V	-	10	-	10	ns
(5)	TCL2CL1	CLK Fall Time	From 3.5V to 1.0V	-	10	-	10	ns
(6)	TDVCL	Data In Setup Time		30	-	20	-	ns
(7)	TCLDX1	Data In Hold Time		10	-	10	-	ns
(8)	TR1VCL	RDY Setup Time into 82C84A (Notes 6,7)		35	-	35	-	ns
(9)	TCLR1X	RDY Hold Time into 82C84A (Notes 6,7)		0	-	0	-	ns
(10)	TRYHCH	READY Setup Time into 80C88		118	-	68	-	ns
(11)	TCHRYX	READY Hold Time into 80C88		30	-	20	-	ns
(12)	TRYLCL	READY Inactive to CLK (Note 8)		-8	-	-8	-	ns
(13)	THVCH	HOLD Setup Time		35	-	20	-	ns
(14)	TINVCH	INTR, NMI, \overline{TEST} Setup Time (Note 7)		30	-	15	-	ns
(15)	TILIH	Input Rise Time (Except CLK)	From 0.8V to 2.0V	-	15	-	15	ns
(16)	TIHIL	Input Fall Time (Except CLK)	From 2.0V to 0.8V	-	15	-	15	ns
Timing Responses								
(17)	TCLAV	Address Valid Delay	CL = 100pF	10	110	10	60	ns
(18)	TCLAX	Address Hold Time	CL = 100pF	10	-	10	-	ns
(19)	TCLAZ	Address Float Delay	CL = 100pF	TCLAX	80	TCLAX	50	ns
(20)	TCHSZ	Status Float Delay	CL = 100pF	-	80	-	50	ns
(21)	TCHSV	Status Active Delay	CL = 100pF	10	110	10	60	ns
(22)	TLHLL	ALE Width	CL = 100pF	TCLCH-20	-	TCLCH-10	-	ns
(23)	TCLLH	ALE Active Delay	CL = 100pF	-	80	-	50	ns
(24)	TCHLL	ALE Inactive Delay	CL = 100pF	-	85	-	55	ns
(25)	TLLAX	Address Hold Time to ALE Inactive	CL = 100pF	TCHCL-10	-	TCHCL-10	-	ns
(26)	TCLDV	Data Valid Delay	CL = 100pF	10	110	10	60	ns
(27)	TCLDX2	Data Hold Time	CL = 100pF	10	-	10	-	ns
(28)	TWHDX	Data Hold Time After \overline{WR}	CL = 100pF	TCLCL-30	-	TCLCL-30	-	ns
(29)	TCVCTV	Control Active Delay 1	CL = 100pF	10	110	10	70	ns
(30)	TCHCTV	Control Active Delay 2	CL = 100pF	10	110	10	60	ns
(31)	TCVCTX	Control Inactive Delay	CL = 100pF	10	110	10	70	ns
(32)	TAZRL	Address Float to READ Active	CL = 100pF	0	-	0	-	ns

80C88

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$ (C80C88, C80C88-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C88, I80C88-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -55^\circ$ to $+125^\circ C$ (M80C88) (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	80C88		80C88-2		UNITS	
			MIN	MAX	MIN	MAX		
(33)	TCLRL	\overline{RD} Active Delay	CL = 100pF	10	165	10	100	ns
(34)	TCLRH	\overline{RD} Inactive Delay	CL = 100pF	10	150	10	80	ns
(35)	TRHAV	\overline{RD} Inactive to Next Address Active	CL = 100pF	TCLCL-45	-	TCLCL-40	-	ns
(36)	TCLHAV	HLDA Valid Delay	CL = 100pF	10	160	10	100	ns
(37)	TRLRH	\overline{RD} Width	CL = 100pF	2TCLCL-75	-	2TCLCL-50	-	ns
(38)	TWLWH	\overline{WR} Width	CL = 100pF	2TCLCL-60	-	2TCLCL-40	-	ns
(39)	TAVAL	Address Valid to ALE Low	CL = 100pF	TCLCH-60	-	TCLCH-40	-	ns
(40)	TOLOH	Output Rise Time	From 0.8V to 2.0V	-	15	-	15	ns
(41)	TOHOL	Output Fall Time	From 2.0V to 0.8V	-	15	-	15	ns

NOTES:

6. Signal at 82C84A shown for reference only.
7. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
8. Applies only to T2 state (8ns into T3).

Waveforms




FIGURE 9. BUS TIMING - MINIMUM MODE SYSTEM

NOTES:

9. RDY is sampled near the end of T2, T3, TW to determine if TW machine states are to be inserted.
10. Signals at 82C84A are shown for reference only.

Waveforms (Continued)




FIGURE 10. BUS TIMING - MINIMUM MODE SYSTEM (Continued)

NOTES:

1. Two $\overline{\text{INTA}}$ cycles run back-to-back. The 80C88 local ADDR/DATA bus is floating during both $\overline{\text{INTA}}$ cycles. Control signals are shown for the second $\overline{\text{INTA}}$ cycle.
2. Signals at 82C84A are shown for reference only.

80C88

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$ (C80C88, C80C88-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C88, I80C88-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C88)

MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER)

SYMBOL	PARAMETER	TEST CONDITIONS	80C88		80C88-2		UNITS	
			MIN	MAX	MIN	MAX		
TIMING REQUIREMENTS								
(1)	TCLCL	CLK Cycle Period	200	-	125	-	ns	
(2)	TCLCH	CLK Low Time	118	-	68	-	ns	
(3)	TCHCL	CLK High Time	69	-	44	-	ns	
(4)	TCH1CH2	CLK Rise Time	From 1.0V to 3.5V	-	10	-	10	ns
(5)	TCL2CL1	CLK Fall Time	From 3.5V to 1.0V	-	10	-	10	ns
(6)	TDVCL	Data in Setup Time	30	-	20	-	ns	
(7)	TCLDX1	Data In Hold Time	10	-	10	-	ns	
(8)	TR1VCL	RDY Setup Time into 82C84 (Notes 13,14)	35	-	35	-	ns	
(9)	TCLR1X	RDY Hold Time into 82C84 (Notes 13,14)	0	-	0	-	ns	
(10)	TRYHCH	READY Setup Time into 80C88	118	-	68	-	ns	
(11)	TCHRYX	READY Hold Time into 80C88	30	-	20	-	ns	
(12)	TRYLCL	READY Inactive to CLK (Note15)	-8	-	-8	-	ns	
(13)	TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 14)	30	-	15	-	ns	
(14)	TGVCH	RQ/GT Setup Time	30	-	15	-	ns	
(15)	TCHGX	RQ Hold Time into 80C88 (Note 16)	40	TCHCL + 10	30	TCHCL + 10	ns	
(16)	TILIH	Input Rise Time (Except CLK)	From 0.8V to 2.0V	-	15	-	15	ns
(17)	TIHIL	Input Fall Time (Except CLK)	From 2.0V to 0.8V	-	15	-	15	ns
TIMING RESPONSES								
(18)	TCLML	Command Active Delay (Note13)	CL = 100pF for all 80C88 outputs in addition to internal loads.	5	35	5	35	ns
(19)	TCLMH	Command Inactive (Note 13)		5	35	5	35	ns
(20)	TRYHSH	READY Active to Status Passive (Notes 15, 17)		-	110	-	65	ns
(21)	TCHSV	Status Active Delay		10	110	10	60	ns
(22)	TCLSH	Status Inactive Delay (Note 17)		10	130	10	70	ns
(23)	TCLAV	Address Valid Delay		10	110	10	60	ns
(24)	TCLAX	Address Hold Time		10	-	10	-	ns
(25)	TCLAZ	Address Float Delay		TCLAX	80	TCLAX	50	ns
(26)	TCHSZ	Status Float Delay		-	80	-	50	ns
(27)	TSVLH	Status Valid to ALE High (Note 13)		-	20	-	20	ns
(28)	TSVMCH	Status Valid to MCE High (Note 13)		-	30	-	30	ns
(29)	TCLLH	CLK Low to ALE Valid (Note 13)		-	20	-	20	ns
(30)	TCLMCH	CLK Low to MCE High (Note 13)		-	25	-	25	ns
(31)	TCHLL	ALE Inactive Delay (Note 13)		4	18	4	18	ns

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$ (C80C88, C80C88-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C88, I80C88-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C88)

MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER) (Continued)

SYMBOL		PARAMETER	TEST CONDITIONS	80C88		80C88-2		UNITS
				MIN	MAX	MIN	MAX	
(32)	TCLMCL	MCE Inactive Delay (Note 13)	CL = 100pF for all 80C88 outputs in addition to internal loads.	-	15	-	15	ns
(33)	TCLDV	Data Valid Delay		10	110	10	60	ns
(34)	TCLDX2	Data Hold Time		10	-	10	-	ns
(35)	TCVNV	Control Active Delay (Note 13)		5	45	5	45	ns
(36)	TCVNX	Control Inactive Delay (Note 13)		10	45	10	45	ns
(37)	TAZRL	Address Float to Read Active		0	-	0	-	ns
(38)	TCLRL	\overline{RD} Active Delay		10	165	10	100	ns
(39)	TCLRHR	\overline{RD} Inactive Delay		10	150	10	80	ns
(40)	TRHAV	\overline{RD} Inactive to Next Address Active		TCLCL - 45	-	TCLCL - 40	-	ns
(41)	TCHDTL	Direction Control Active Delay (Note 13)		-	50	-	50	ns
(42)	TCHDTH	Direction Control Inactive Delay (Note 1)		-	30	-	30	ns
(43)	TCLGL	\overline{GT} Active Delay		0	85	0	50	ns
(44)	TCLGH	\overline{GT} Inactive Delay		0	85	0	50	ns
(45)	TRLRH	\overline{RD} Width		2TCLCL - 75	-	2TCLCL - 50	-	ns
(46)	TOLOH	Output Rise Time		From 0.8V to 2.0V	-	15	-	15
(47)	TOHOL	Output Fall Time	From 2.0V to 0.8V	-	15	-	15	ns

NOTES:

- Signal at 82C84A or 82C88 shown for reference only.
- Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- Applies only to T2 state (8ns into T3).
- The 80C88 actively pulls the $\overline{RQ}/\overline{GT}$ pin to a logic one on the following clock low time.
- Status lines return to their inactive (logic one) state after CLK goes low and READY goes high.

Waveforms




FIGURE 11. BUS TIMING - MAXIMUM MODE (USING 82C88)

NOTES:

8. RDY is sampled near the end of T2, T3, TW to determine if TW machine states are to be inserted.
9. Signals at 82C84A or 82C88 are shown for reference only.
10. Status inactive in state just prior to T4.
11. The issuance of the 82C88 command and control signals ($\overline{\text{MRDC}}$, $\overline{\text{MWTC}}$, $\overline{\text{AMWC}}$, $\overline{\text{IORC}}$, $\overline{\text{IOWC}}$, $\overline{\text{AIOWC}}$, $\overline{\text{INTA}}$, and $\overline{\text{DEN}}$) lags the active high 82C88 CEN.

Waveforms (Continued)




FIGURE 12. BUS TIMING - MAXIMUM MODE SYSTEM (USING 82C88) (Continued)

NOTES:

- 12. Signals at 82C84A or 82C86 are shown for reference only.
- 13. The issuance of the 82C88 command and control signals ($\overline{\text{MRDC}}$, $\overline{\text{MWTC}}$, $\overline{\text{AMWC}}$, $\overline{\text{IORC}}$, $\overline{\text{IOWC}}$, $\overline{\text{AIOWC}}$, $\overline{\text{INTA}}$ and $\overline{\text{DEN}}$) lags the active high 82C88 CEN.
- 14. Status inactive in state just prior to T4.
- 15. Cascade address is valid between first and second $\overline{\text{INTA}}$ cycles.
- 16. Two $\overline{\text{INTA}}$ cycles run back-to-back. The 80C88 local ADDR/DATA bus is floating during both $\overline{\text{INTA}}$ cycles. Control for pointer address is shown for second $\overline{\text{INTA}}$ cycle.

Waveforms (Continued)




FIGURE 13. REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)

NOTE: The coprocessor may not drive the busses outside the region shown without risking contention.




FIGURE 14. HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)

NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.




FIGURE 15. ASYNCHRONOUS SIGNAL RECOGNITION

NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.




FIGURE 16. BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)

Waveforms (Continued)






FIGURE 17. RESET TIMING

AC Test Circuit



NOTE: Includes stay and jig capacitance.


AC Testing Input, Output Waveform



17. All input signals (other than CLK) must switch between $V_{ILMAX} - 50\% V_{IL}$ and $V_{IHMIN} + 20\% V_{IH}$. CLK must switch between 0.4V and $V_{CC} - 0.4V$. Input rise and fall times are driven at $1ns/V$.

Burn-In Circuits

MD80C88 (CERDIP)



Burn-In Circuits (Continued)

NOTES:

1. $V_{CC} = 5.5V \pm 0.5V$, GND = 0V.
2. Input voltage limits (except clock):
 V_{IL} (Maximum) = 0.4V
 V_{IH} (Minimum) = 2.6V, V_{IH} (Clock) = $V_{CC} - 0.4V$ minimum.
3. VCC/2 is external supply set to $2.7V \pm 10\%$.
4. V_{CL} is generated on program card ($V_{CC} - 0.65V$).
5. Pins 13 - 16 input sequenced instructions from internal hold devices, (DIP Only).
6. F0 = 100kHz $\pm 10\%$.
7. Node (A) = a 40 μ s pulse every 2.56ms.

COMPONENTS:

1. RI = 10k Ω $\pm 5\%$, 1/4W
2. RO = 1.2k Ω $\pm 5\%$, 1/4W
3. RIO = 2.7k Ω $\pm 5\%$, 1/4W
4. RC = 1k Ω $\pm 5\%$, 1/4W
5. C = 0.01 μ F (Minimum)

Die Characteristics

METALLIZATION:

Type: Silicon - Aluminum
 Thickness: $11\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$


GLASSIVATION:

Type: SiO_2
 Thickness: $8\text{k}\text{\AA} \pm 1\text{k}\text{\AA}$

WORST CASE CURRENT DENSITY:

$1.5 \times 10^5 \text{ A/cm}^2$

Metallization Mask Layout



Instruction Set Summary

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
DATA TRANSFER				
MOV = MOVE:				
Register/Memory to/from Register	1 0 0 0 1 0 d w	mod reg r/m		
Immediate to Register/Memory	1 1 0 0 0 1 1 w	mod 0 0 0 r/m	data	data if w 1
Immediate to Register	1 0 1 1 w reg	data	data if w 1	
Memory to Accumulator	1 0 1 0 0 0 0 w	addr-low	addr-high	
Accumulator to Memory	1 0 1 0 0 0 1 w	addr-low	addr-high	
Register/Memory to Segment Register ††	1 0 0 0 1 1 1 0	mod 0 reg r/m		
Segment Register to Register/Memory	1 0 0 0 1 1 0 0	mod 0 reg r/m		
PUSH = Push:				
Register/Memory	1 1 1 1 1 1 1 1	mod 1 1 0 r/m		
Register	0 1 0 1 0 reg			
Segment Register	0 0 0 reg 1 1 0			
POP = Pop:				
Register/Memory	1 0 0 0 1 1 1 1	mod 0 0 0 r/m		
Register	0 1 0 1 1 reg			
Segment Register	0 0 0 reg 1 1 1			
XCHG = Exchange:				
Register/Memory with Register	1 0 0 0 0 1 1 w	mod reg r/m		
Register with Accumulator	1 0 0 1 0 reg			
IN = Input from:				
Fixed Port	1 1 1 0 0 1 0 w	port		
Variable Port	1 1 1 0 1 1 0 w			
OUT = Output to:				
Fixed Port	1 1 1 0 0 1 1 w	port		
Variable Port	1 1 1 0 1 1 1 w			
XLAT = Translate Byte to AL	1 1 0 1 0 1 1 1			
LEA = Load EA to Register2	1 0 0 0 1 1 0 1	mod reg r/m		
LDS = Load Pointer to DS	1 1 0 0 0 1 0 1	mod reg r/m		
LES = Load Pointer to ES	1 1 0 0 0 1 0 0	mod reg r/m		
LAHF = Load AH with Flags	1 0 0 1 1 1 1 1			
SAHF = Store AH into Flags	1 0 0 1 1 1 1 0			
PUSHF = Push Flags	1 0 0 1 1 1 0 0			
POPF = Pop Flags	1 0 0 1 1 1 0 1			

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
ARITHMETIC				
ADD = Add:				
Register/Memory with Register to Either	0 0 0 0 0 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 s w	mod 0 0 0 r/m	data	data if s:w = 01
Immediate to Accumulator	0 0 0 0 0 1 0 w	data	data if w = 1	
ADC = Add with Carry:				
Register/Memory with Register to Either	0 0 0 1 0 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 s w	mod 0 1 0 r/m	data	data if s:w = 01
Immediate to Accumulator	0 0 0 1 0 1 0 w	data	data if w = 1	
INC = Increment:				
Register/Memory	1 1 1 1 1 1 1 w	mod 0 0 0 r/m		
Register	0 1 0 0 0 reg			
AAA = ASCII Adjust for Add	0 0 1 1 0 1 1 1			
DAA = Decimal Adjust for Add	0 0 1 0 0 1 1 1			
SUB = Subtract:				
Register/Memory and Register to Either	0 0 1 0 1 0 d w	mod reg r/m		
Immediate from Register/Memory	1 0 0 0 0 0 s w	mod 1 0 1 r/m	data	data if s:w = 01
Immediate from Accumulator	0 0 1 0 1 1 0 w	data	data if w = 1	
SBB = Subtract with Borrow				
Register/Memory and Register to Either	0 0 0 1 1 0 d w	mod reg r/m		
Immediate from Register/Memory	1 0 0 0 0 0 s w	mod 0 1 1 r/m	data	data if s:w = 01
Immediate from Accumulator	0 0 0 1 1 1 0 w	data	data if w = 1	
DEC = Decrement:				
Register/Memory	1 1 1 1 1 1 1 w	mod 0 0 1 r/m		
Register	0 1 0 0 1 reg			
NEG = Change Sign	1 1 1 1 0 1 1 w	mod 0 1 1 r/m		
CMP = Compare:				
Register/Memory and Register	0 0 1 1 1 0 d w	mod reg r/m		
Immediate with Register/Memory	1 0 0 0 0 0 s w	mod 1 1 1 r/m	data	data if s:w = 01

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Immediate with Accumulator	0 0 1 1 1 1 0 w	data	data if w = 1	
AAS = ASCII Adjust for Subtract	0 0 1 1 1 1 1 1			
DAS = Decimal Adjust for Subtract	0 0 1 0 1 1 1 1			
MUL = Multiply (Unsigned)	1 1 1 1 0 1 1 w	mod 1 0 0 r/m		
IMUL = Integer Multiply (Signed)	1 1 1 1 0 1 1 w	mod 1 0 1 r/m		
AAM = ASCII Adjust for Multiply	1 1 0 1 0 1 0 0	0 0 0 0 1 0 1 0		
DIV = Divide (Unsigned)	1 1 1 1 0 1 1 w	mod 1 1 0 r/m		
IDIV = Integer Divide (Signed)	1 1 1 1 0 1 1 w	mod 1 1 1 r/m		
AAD = ASCII Adjust for Divide	1 1 0 1 0 1 0 1	0 0 0 0 1 0 1 0		
CBW = Convert Byte to Word	1 0 0 1 1 0 0 0			
CWD = Convert Word to Double Word	1 0 0 1 1 0 0 1			
LOGIC				
NOT = Invert	1 1 1 1 0 1 1 w	mod 0 1 0 r/m		
SHL/SAL = Shift Logical/Arithmetic Left	1 1 0 1 0 0 v w	mod 1 0 0 r/m		
SHR = Shift Logical Right	1 1 0 1 0 0 v w	mod 1 0 1 r/m		
SAR = Shift Arithmetic Right	1 1 0 1 0 0 v w	mod 1 1 1 r/m		
ROL = Rotate Left	1 1 0 1 0 0 v w	mod 0 0 0 r/m		
ROR = Rotate Right	1 1 0 1 0 0 v w	mod 0 0 1 r/m		
RCL = Rotate Through Carry Flag Left	1 1 0 1 0 0 v w	mod 0 1 0 r/m		
RCR = Rotate Through Carry Right	1 1 0 1 0 0 v w	mod 0 1 1 r/m		
AND = And: Reg./Memory and Register to Either	0 0 1 0 0 0 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 0 w	mod 1 0 0 r/m	data	data if w = 1
Immediate to Accumulator	0 0 1 0 0 1 0 w	data	data if w = 1	
TEST = And Function to Flags, No Result: Register/Memory and Register	1 0 0 0 0 1 0 w	mod reg r/m		
Immediate Data and Register/Memory	1 1 1 1 0 1 1 w	mod 0 0 0 r/m	data	data if w = 1

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Immediate Data and Accumulator	1 0 1 0 1 0 0 w	data	data if w = 1	
OR = Or:				
Register/Memory and Register to Either	0 0 0 0 1 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 0 w	mod 1 0 1 r/m	data	data if w = 1
Immediate to Accumulator	0 0 0 0 1 1 0 w	data	data if w = 1	
XOR = Exclusive or:				
Register/Memory and Register to Either	0 0 1 1 0 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 0 w	mod 1 1 0 r/m	data	data if w = 1
Immediate to Accumulator	0 0 1 1 0 1 0 w	data	data if w = 1	
STRING MANIPULATION				
REP = Repeat	1 1 1 1 0 0 1 z			
MOVS = Move Byte/Word	1 0 1 0 0 1 0 w			
CMPS = Compare Byte/Word	1 0 1 0 0 1 1 w			
SCAS = Scan Byte/Word	1 0 1 0 1 1 1 w			
LODS = Load Byte/Word to AL/AX	1 0 1 0 1 1 0 w			
STOS = Stor Byte/Word from AL/A	1 0 1 0 1 0 1 w			
CONTROL TRANSFER				
CALL = Call:				
Direct Within Segment	1 1 1 0 1 0 0 0	disp-low	disp-high	
Indirect Within Segment	1 1 1 1 1 1 1 1	mod 0 1 0 r/m		
Direct Intersegment	1 0 0 1 1 0 1 0	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	1 1 1 1 1 1 1 1	mod 0 1 1 r/m		

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
JMP = Unconditional Jump:				
Direct Within Segment	1 1 1 0 1 0 0 1	disp-low	disp-high	
Direct Within Segment-Short	1 1 1 0 1 0 1 1	disp		
Indirect Within Segment	1 1 1 1 1 1 1 1	mod 1 0 0 r/m		
Direct Intersegment	1 1 1 0 1 0 1 0	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	1 1 1 1 1 1 1 1	mod 1 0 1 r/m		
RET = Return from CALL:				
Within Segment	1 1 0 0 0 0 1 1			
Within Seg Adding Immed to SP	1 1 0 0 0 0 1 0	data-low	data-high	
Intersegment	1 1 0 0 1 0 1 1			

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			7 6 5 4 3 2 1 0
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	
Intersegment Adding Immediate to SP	1 1 0 0 1 0 1 0	data-low	data-high	
JE/JZ = Jump on Equal/Zero	0 1 1 1 0 1 0 0	disp		
JL/JNGE = Jump on Less/Not Greater or Equal	0 1 1 1 1 1 0 0	disp		
JLE/JNG = Jump on Less or Equal/ Not Greater	0 1 1 1 1 1 1 0	disp		
JB/JNAE = Jump on Below/Not Above or Equal	0 1 1 1 0 0 1 0	disp		
JBE/JNA = Jump on Below or Equal/Not Above	0 1 1 1 0 1 1 0	disp		
JP/JPE = Jump on Parity/Parity Even	0 1 1 1 1 0 1 0	disp		
JO = Jump on Overflow	0 1 1 1 0 0 0 0	disp		
JS = Jump on Sign	0 1 1 1 1 0 0 0	disp		
JNE/JNZ = Jump on Not Equal/Not Zero	0 1 1 1 0 1 0 1	disp		
JNL/JGE = Jump on Not Less/Greater or Equal	0 1 1 1 1 1 0 1	disp		
JNLE/JG = Jump on Not Less or Equal/Greater	0 1 1 1 1 1 1 1	disp		
JNB/JAE = Jump on Not Below/Above or Equal	0 1 1 1 0 0 1 1	disp		
JNBE/JA = Jump on Not Below or Equal/Above	0 1 1 1 0 1 1 1	disp		
JNP/JPO = Jump on Not Par/Par Odd	0 1 1 1 1 0 1 1	disp		
JNO = Jump on Not Overflow	0 1 1 1 0 0 0 1	disp		
JNS = Jump on Not Sign	0 1 1 1 1 0 0 1	disp		
LOOP = Loop CX Times	1 1 1 0 0 0 1 0	disp		
LOOPZ/LOOPE = Loop While Zero/Equal	1 1 1 0 0 0 0 1	disp		
LOOPNZ/LOOPNE = Loop While Not Zero/Equal	1 1 1 0 0 0 0 0	disp		
JCXZ = Jump on CX Zero	1 1 1 0 0 0 1 1	disp		
INT = Interrupt Type Specified	1 1 0 0 1 1 0 1	type		
Type 3	1 1 0 0 1 1 0 0			
INTO = Interrupt on Overflow	1 1 0 0 1 1 1 0			
IRET = Interrupt Return	1 1 0 0 1 1 1 1			
PROCESSOR CONTROL				

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
CLC = Clear Carry	1 1 1 1 1 0 0 0			
CMC = Complement Carry	1 1 1 1 0 1 0 1			
STC = Set Carry	1 1 1 1 1 0 0 1			
CLD = Clear Direction	1 1 1 1 1 1 0 0			
STD = Set Direction	1 1 1 1 1 1 0 1			
CLI = Clear Interrupt	1 1 1 1 1 0 1 0			
STI = Set Interrupt	1 1 1 1 1 0 1 1			
HLT = Halt	1 1 1 1 0 1 0 0			
WAIT = Wait	1 0 0 1 1 0 1 1			
ESC = Escape (to External Device)	1 1 0 1 1 x x x	mod x x x r/m		
LOCK = Bus Lock Prefix	1 1 1 1 0 0 0 0			

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0

NOTES:

AL = 8-bit accumulator
 AX = 16-bit accumulator
 CX = Count register
 DS = Data segment
 ES = Extra segment
 Above/below refers to unsigned value.
 Greater = more positive;
 Less = less positive (more negative) signed values
 if d = 1 then "to" reg; if d = 0 then "from" reg
 if w = 1 then word instruction; if w = 0 then byte instruction
 if mod = 11 then r/m is treated as a REG field
 if mod = 00 then DISP = 0[†], disp-low and disp-high are absent
 if mod = 01 then DISP = disp-low sign-extended 16-bits, disp-high is absent
 if mod = 10 then DISP = disp-high:disp-low
 if r/m = 000 then EA = (BX) + (SI) + DISP
 if r/m = 001 then EA = (BX) + (DI) + DISP
 if r/m = 010 then EA = (BP) + (SI) + DISP
 if r/m = 011 then EA = (BP) + (DI) + DISP
 if r/m = 100 then EA = (SI) + DISP
 if r/m = 101 then EA = (DI) + DISP
 if r/m = 110 then EA = (BP) + DISP[†]
 if r/m = 111 then EA = (BX) + DISP
 DISP follows 2nd byte of instruction (before data if required)
[†] except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.
^{††} MOV CS, REG/MEMORY not allowed.

if s:w = 01 then 16-bits of immediate data form the operand.
 if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.
 if v = 0 then "count" = 1; if v = 1 then "count" in (C_L)
 x = don't care
 z is used for string primitives for comparison with ZF FLAG.

SEGMENT OVERRIDE PREFIX

001 reg 11 0

REG is assigned according to the following table:

16-BIT (w = 1)	8-BIT (w = 0)	SEGMENT
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	


Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS =

X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

Mnemonics © Intel, 1978

Dual-In-Line Plastic Packages (PDIP)



NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum $-C-$.
- e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E40.6 (JEDEC MS-011-AC ISSUE B)
40 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
C	0.008	0.015	0.204	0.381	-
D	1.980	2.095	50.3	53.2	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
e	0.100 BSC		2.54 BSC		-
e_A	0.600 BSC		15.24 BSC		6
e_B	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
N	40		40		9

Rev. 0 12/93

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



**F40.6 MIL-STD-1835 GDIP1-T40 (D-5, CONFIGURATION A)
40 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.225	-	5.72	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	2.096	-	53.24	5
E	0.510	0.620	12.95	15.75	5
e	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.070	0.38	1.78	6
S1	0.005	-	0.13	-	7
alpha	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2, 3
N	40		40		8

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension Q shall be measured from the seating plane to the base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

Rev. 0 4/94

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com