## **General Description**

The 843S304I-100 is a PLL-based clock generator specifically designed for low phase noise applications. This device generates a 100MHz differential LVPECL clock from a input reference of 25MHz. The input reference may be derived from an external source or by the addition of a 25MHz crystal to the on-chip crystal oscillator. An external reference is applied to the PCLK pins.

The nominal output frequency of 100MHz may be margined by approximately  $\pm 5\%$  by changing the M divider value via the  $I^2C$ interface.

The device offers spread spectrum clock output for reduced EMI applications. An  $I^2C$  bus interface is used to enable or disable spread spectrum operation as well as set the amount of spread. The 843S304I-100 is available in a lead-free 32-Lead VFQFN package.

### **Features**

- **•** Four LVPECL output pairs
- **•** Crystal oscillator interface: 25MHz
- **•** Output frequency: 100MHz
- **•** PCI Express Gen 2 (5 Gb/s) Jitter compliant
- **•** RMS phase jitter @ 100MHz (12kHz 20MHz): 1.01ps (typical)
- **•** I <sup>2</sup>C support with readback capabilities up to 400kHz
- **•** Spread Spectrum for electromagnetic interference (EMI) reduction
- **•** 3.3V operating supply mode
- **•** -40°C to 85°C ambient operating temperature
- **•** Available in lead-free (RoHS 6) package

# **Block Diagram**



### **Pin Assignment**



**K Package Top View**

# **Table 1. Pin Descriptions**



NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**



# **I <sup>2</sup>C Interface - Protocol**

The 843S304I-100 uses an I<sup>2</sup>C slave interface for writing configuration values and reading PLL status bits to and from the on-chip configuration and status registers. This device uses the standard <sup>12</sup>C write format for a write transaction, and a standard <sup>12</sup>C combined format for a read transaction. *Figure 1* defines the I2C elements of the standard  $1<sup>2</sup>C$  transaction. These elements consist of a Start bit, Data bytes, an Acknowledge or Not-Acknowledge bit and the Stop bit. These elements are arranged to make up the complete I <sup>2</sup>C transactions as shown in *Figures 2A and 2B.* Figure 2A is a write transaction while Figure 2B is the combined transaction as used for the read. Please refer to the *I* <sup>2</sup>*C Bus Specification* for a detailed explanation on I<sup>2</sup>C operation.



**Figure 1. Standard I**2**C Transaction**

**START (ST)** - defined as high-to-low transition on SDA while holding SCL HIGH.

**ACKNOWLEDGE (AK)** - SDA is driven LOW before the SCL rising edge and held LOW until the SCL falling edge.

**DATA** - Between START and STOP cycles, SDA is synchronous with SCL. Data may change only when SCL is LOW and must be stable when SCL is HIGH

**STOP (SP)** - defined as low-to-high transition on SDA while holding SCL HIGH.



**Figure 2B. Combined Transaction (Read)**

The 843S304I-100 also uses an additional register address byte to ensure valid I<sup>2</sup>C transactions to the device registers. The byte contains the 1ís complement of the slave address. This additional

S – Start or Repeated Start **DevAdd – 7 bit Slave Address** 

address byte is referred to as the Secure I<sup>2</sup>C interface. This Secure  $1<sup>2</sup>C$  interface can be accessed by most software driver routines that handle standard <sup>2</sup>C transactions.

### **SECURE I**2**C Interface Communication**

#### **I** <sup>2</sup>**C Write Transaction**

An <sup>2</sup>C communication write transaction to the 843S304I-100 is initiated by the  $1<sup>2</sup>C$  master sending a start bit. A start bit is a high-to-low transition on the serial data (SDA) input/output line while the serial clock (SCL) input is high. After the start condition, the 7 bit  $1<sup>2</sup>C$  slave-address is sent, MSB first, followed by the read/~write bit. The read/~write bit is set low to indicate a write operation. After receiving the valid I<sup>2</sup>C slave-address, the slave device, 843S304I-100 responds with an acknowledge (ACK). Next, the master sends the 8 bit register address that is to be accessed by this transaction. Again the 843S304I-100 responds with an acknowledge bit. The master then sends the one's complement of the 8 bit register address. This device again acknowledges. Next the master sends the 8 bit data value to be stored in the previously addressed register. The843S304I-100 will acknowledge and lastly the master will issue a stop.

### **I** <sup>2</sup>**C Read Transaction**

A read operation uses the  $I<sup>2</sup>C$  Combined Transaction. The combined transaction has a direction change from a write to a read in the middle of the transaction, allowing a register address to be sent to the 843S304I-100 and data to be received from the slave device. As with a write, the combined transaction starts with the master sending a start condition and is then followed by the 7 bit slave address, and then followed by the R/~W bit being set for a write. This slave, if properly addressed, will respond with an Acknowledge (A). Next, as with the write transaction, the master sends the 8 bit register address that is to be accessed by this transaction. Once again this device would respond with an acknowledge. The master then sends the one's complement of the 8 bit register address with an acknowledgment from the slave. The master will next send a repeated start bit followed by the slave address and the R/~W bit set to a one which is for a read operation. The 843S304I-100 will acknowledge and then proceed to send the data byte associated with the previously addressed register. The master will acknowledge and then send a stop bit indicating the end of the transaction.

### **SYNTHESIZER CONFIGURATION AND I**2**C PROGRAMMING REGISTERS**

The 843S304I-100 uses the Secure  $1^2C$  interface to configure the internal dividers of the PLL. The Secure  $1^2C$  interface allows the change of the M dividers, and additionally, may be used to turn on, select the amount, and select the direction of spread spectrum modulation through a series of read/write 8 bit registers. *Table 3* shows the registers, their address, and description of each of the **Table 3. Register Table**

#### bits in the registers. Some of the bits in these registers are not defined and are ignored on writes and will read-back as zeros on an <sup>2</sup>C read transaction. Note, the Command register, which will be described below is a write only register, and an attempted read of this register will result in a NACK or not-acknowledge being returned to the  $I^2C$  master.



The 843S304I-100 can be set to decode on of two device  $1^2C$  slave addresses to minimize the chance of address conflicts on the  $1^2C$ bus. The specific address that is decoded by the 843S304I-100 is

controlled by the setting of the ADR input (pin 14). This input pin determines the value of the I2C address bit A1. See *Table 4* for the slave addresses for the 843S304I-100.



#### **Table 4. I**2**C Slave Address Table**

### **Writing to and Reading from the Secure I2C Interface**

Data is communicated to and from the 843S304I-100 registers using the secure  $I^2C$  interface. The data is read from or written to a command register and a staging register as shown in *Figure 3.* This diagram shows the relative location of the Command Register, the Staging Register and the Main Register. The main register directly controls the actual PLL operation whose contents is only available through the Staging and Command registers.

The 8 bit command register (address 00) consists of three command bits in the lower nibble and the 1's compliment of those three command bits in the upper nibble. The setting of one of the bits in the lower nibble and the clearing of the 1's complement bit in the upper nibble is used to command either a copy from the Main Register to the Staging register, or a Store from the Staging register to the Main Register, or a Clear of an error flag or flags. All I<sup>2</sup>C writes to the command register must contain the bitwise compliment of the three lower bits in the three upper bits or the write will be ignored and a NACK will be returned from the 843S304I-100. For example the valid command for the Copy is 1110 0001.

To read the contents of the main register, a command should be sent to copy the contents of the Main register to the Staging register. This command is sent by setting bit D0 (CP) and clearing bit D4 (nCP) with an  $1^2C$  write of 1110 0001 into the command register (register 00). After this command is sent, the contents of the main register is copied from the Main register to the Staging register and then the

resultant data can be read out by the secure  $1^2C$  interface without affecting the operation of the synthesizer. The data is read by an  $1^2C$ read transaction to register 01, register 02, register 03 or register 04. A multi-byte read may be performed by using the  $I<sup>2</sup>C$  specified register address as the starting address for a multi-byte read transaction.

In order to store data to the Main register, the data must first be written to the Staging register associated with the desired register address. Following the I<sup>2</sup>C write into the Staging register, the data can be verified, if desired, by reading back the Staging register with an I<sub>2</sub>C read transaction. The contents in the Staging register can then be stored into the Main register with a Store command. The Store command is sent by setting bit D1 (ST) and clearing bit D5 (nST) with an I<sup>2</sup>C write of 1101 0010 into register 00 or the command register. After this command is sent, the contents of the staging register is then stored into the main register, allowing a change in the operation of the synthesizer. A multibyte write to the staging registers may be done with a multibyte I<sup>2</sup>C write transaction. The register address and 1ís complement of the register address used in the I<sup>2</sup>C transaction will represent the beginning address for the write. The 843S304I-100 will automatically increment the register address such that the multiple bytes are stored in successive register locations.





© 2019 Renesas Electronics Corporation and the control of the Control of School Studies and Device Technology, Inc. 2016

### **SPREAD SPECTRUM OPERATION**

Spread Spectrum operation is controlled by  $1^2C$  register 03, Spread Spectrum Control Register. Bits  $D0 - D4$  (SS) of the register are a subtrahend to the M-divider for down-spread, and they are an addend and a subtrahend to the M-divider for center-spread. When the UP bit is HIGH, then up-spread has been selected and the M-divider value will toggle between the programmed M value, and M+SS at a 32kHz rate. When the DN bit is HIGH, then down- spread

has been selected and the M-divider value will toggle between the programmed M value, and M-SS at a 32kHz rate. When both the UP and DN bits are HIGH, then center-spread has been selected and the M-divider will toggle between M+SS and M-SS at a 32kHz rate. To disable Spread Spectrum operation, program both the UP and DN bits to LOW.

### **Programmable Output Frequency Operation**

The M value and the required values of M0 through M10 are shown in Table 5 to program the VCO Frequency Function Table. Valid M values for which the PLL will achieve lock for a 25MHz reference are defined as  $91 \le M \le 101$ . The frequency out is defined as follows:

 $F<sub>OUT</sub> = f<sub>VCO</sub>/N = f<sub>XTAL</sub> x M/N$ For the 843S304I-100 N = 24.

<b>VCO</b> <b>Frequency</b> (MHz)	<b>M</b> Divide	Output <b>Frequency</b> (MHz)	1024	512	256	128	64	32	16	8	4	$\overline{2}$	
			<b>M10</b>	M9	M8	M7	M6	M <sub>5</sub>	M4	MЗ	M <sub>2</sub>	M <sub>1</sub>	<b>MO</b>
2275	91	94.792	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	0	4	$\mathbf 0$		$\overline{1}$	$\mathbf 0$		$\overline{1}$
2300	92	95.833	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	0		0		٠	1	0	$\mathbf 0$
$\bullet$	$\bullet$	$\bullet$		$\bullet$	$\bullet$	$\bullet$	$\bullet$	$\bullet$		$\bullet$	$\bullet$	$\bullet$	$\bullet$
2375	95	98.958	$\mathbf 0$	0	$\mathbf 0$	0	1	$\mathbf 0$		1	1		$\overline{1}$
2400	96 (default)	100	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	0	$\mathbf 1$		$\Omega$	$\mathbf 0$	$\mathbf 0$	0	$\mathbf 0$
2425	97	101.042	$\mathbf 0$	0	$\Omega$	$\Omega$		$\overline{1}$	$\Omega$	$\Omega$	0	0	$\overline{1}$
$\bullet$	$\bullet$	$\bullet$		$\bullet$	$\bullet$	٠	$\bullet$	$\bullet$		$\bullet$	$\bullet$	٠	$\bullet$
2500	100	104.167	0	0	$\mathbf 0$	0			$\Omega$	0	1	0	$\mathbf 0$
2525	101	105.208	0	0	$\mathbf 0$	0			$\Omega$	0	-1	0	$\overline{1}$

**Table 5. Programmable VCO Frequency Function Table**

### **PLL BYPASS**

The device will be placed into PLL bypass mode when all the M bits are set to zeros.

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



# **DC Electrical Characteristics**

#### **Table 6A. Power Supply DC Characteristics,**  $V_{CC} = 3.3V \pm 5\%$ **,**  $T_A = -40\degree C$  **to 85** $\degree C$



#### **Table 6B. LVCMOS/LVTTL DC Characteristics,**  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = -40\degree C$  to 85 $\degree C$



### **Table 6C. LVPECL DC Characteristics,**  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to 85°C)



NOTE 1:  $V_{IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as  $V_{\text{IH}}$ .

NOTE 3: Outputs terminated with  $50\Omega$  to V<sub>CC</sub> – 2V.

#### **Table 7. Crystal Characteristics**



NOTE: Characterized using an 18pF parallel resonant crystal.

# **AC Electrical Characteristics**





NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Refer to phase noise plot.

NOTE 2: RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1ps rms for tREFCLK HF RMS (High Band) and 3.0 ps RMS for t<sub>REFCLKLF</sub> RMS (Low Band). See IDT Application Note PCI Express Reference Clock Requirements and also the PCI Express Application section of this datasheet which show each individual transfer function and the overall composite transfer function.

# **Typical Phase Noise**



# **RENESAS**

# **Parameter Measurement Information**



**3.3V LVPECL Output Load AC Test Circuit**



**RMS Phase Jitter**



**Output Rise/Fall Time**



#### **Differential Input Level**



**Output Duty Cycle/Pulse Width/Period**

# **Application Information**

### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 843S304I-100 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{CC}$ ,  $V_{CC}$  xosc and  $V_{CCA}$  should be individually connected to the power supply plane through vias, and  $0.01\mu$ F bypass capacitors should be used for each pin. Figure 4 illustrates this for a generic  $V_{CC}$  pin and also shows that  $V_{CCA}$ requires that an additional 10 $\Omega$  resistor along with a 10 $\mu$ F bypass capacitor be connected to the  $V_{CCA}$  pin.



**Figure 4. Power Supply Filtering**

### **Recommendations for Unused Input and Output Pins**

#### **Inputs:**

#### **LVCMOS Control Pins**

All control pins have internal pullups and pulldowns; additional resistance is not required but can be added for additional protection. A 1 $k\Omega$  resistor can be used.

#### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **PCLK/nPCLK Inputs**

For applications not requiring the use of the differential input, both PCLK and nPCLK can be left floating. Though not required, but for additional protection, a 1k $\Omega$  resistor can be tied from PCLK to ground.

### **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

# **Crystal Input Interface**

The 843S304I-100 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 5 below were determined using a 25MHz, 18pF parallel resonant



**Figure 5. Crystal Input Interface**

**LVCMOS to XTAL Interface**

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 6. The XTAL OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS signals, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals

the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and making R2 50 $\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.



**Figure 6. General Diagram for LVCMOS Driver to XTAL Input Interface**

crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.

### **LVPECL Clock Input Interface**

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMB}$  input requirements. Figures 7A to 7E show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common



**Figure 7A. HiPerClockS PCLK/nPCLK Input Driven by a CML Driver**



**Figure 7C. HiPerClockS PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver**



**Figure 7E. HiPerClockS PCLK/nPCLK Input Driven by a 3.3V LVDS Driver**

driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



**Figure 7B. HiPerClockS PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver**



**Figure 7D. HiPerClockS PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple**

### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 



**Figure 8A. 3.3V LVPECL Output Termination Figure 8B. 3.3V LVPECL Output Termination**

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 8A and 8B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 9.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.



**Figure 9. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)**

# **PCI Express Application Note**

PCI Express jitter analysis methodology models the system response to reference clock jitter. The below block diagram shows the most frequently used *Common Clock Architecture* in which a

copy of the reference clock is provided to both ends of the PCI Express Link.



In the jitter analysis, the Tx and Rx serdes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called H1, H2, and H3 respectively. The overall system transfer function at the receiver is:

 $Ht(s) = H3(s) \times [H1(s) - H2(s)]$ 

The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum  $X(s)$  and is:

$$
Y(s) = X(s) \times H3(s) \times [H1(s) - H2(s)]
$$

In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on  $X(s)^*H3(s)^*H1(s) - H2(s)$ .

For PCI Express Gen 1, one transfer function is defined and the evaluation is performed over the entire spectrum: DC to Nyquist (e.g for a 100MHz reference clock: 0Hz to 50MHz) and the jitter result is reported in peak-peak. For PCI Express Gen 2, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in rms. The two evaluation ranges for PCI Express Gen 2 are 10kHz - 1.5MHz (Low Band) and 1.5MHz - Nyquist (High Band). The below plots show the individual transfer functions as well as the overall transfer function Ht. The respective -3 dB pole frequencies for each transfer function are labeled as F1 for transfer function H1, F2 for H2, and F3 for H3. For a more thorough overview of PCI Express jitter analysis methodology, please refer to IDT Application Note *PCI Express Reference Clock Requirements.*



**PCIe Gen 1 Magnitude of Transfer Function**





**PCIe Gen 2A Magnitude of Transfer Function PCIe Gen 2B Magnitude of Transfer Function**

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the 843S304I-100. Equations and example calculations are also provided.

#### **1. Power Dissipation.**

The total power dissipation for the 843S304I-100 is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core)<sub>MAX</sub> =  $V_{\text{CC\_MAX}}$  \*  $I_{\text{EE\_MAX}}$  = 3.465V \* 135mA = **467.775mW**
- Power (outputs)<sub>MAX</sub> = 32mW/Loaded Output pair If all outputs are loaded, the total power is 4 \* 32mW = **128mW**

**Total Power**<sub>\_MAX</sub> (3.3V, with all outputs switching) =  $467.775$ mW +  $128$ mW =  $595.775$ mW

#### **2. Junction Temperature.**

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

 $Ti =$  Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 39.5°C/W per Table 9 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}$ C + 0.596W \* 39.5°C/W = 108.5°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 9. Thermal Resistance  $\theta_{JA}$  for 32 Lead VFQFN, Forced Convection



#### **3. Calculations and Equations.**

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

The LVPECL output driver circuit and termination are shown in Figure 10.



**Figure 10. LVPECL Driver Circuit and Termination**

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of  $V_{CC}$  – 2V.

- For logic high,  $V_{\text{OUT}} = V_{\text{OH\_MAX}} = V_{\text{CC\_MAX}} 0.8V$  $(V_{CC~MAX} - V_{OH~MAX}) = 0.8V$
- $\bullet$  For logic low,  $\mathsf{V}_{\mathsf{OUT}}$  =  $\mathsf{V}_{\mathsf{OL\_MAX}}$  =  $\mathsf{V}_{\mathsf{CC\_MAX}}$   $-$  **1.6V**  $(V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = 1.6V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

Pd\_H = [(V<sub>OH\_MAX</sub> – (V<sub>CC\_MAX</sub> – 2V))/R<sub>L</sub>] \* (V<sub>CC\_MAX</sub> – V<sub>OH\_MAX</sub>) = [(2V – (V<sub>CC\_MAX</sub> – V<sub>OH\_MAX</sub>))/R<sub>L</sub>] \* (V<sub>CC\_MAX</sub> – V<sub>OH\_MAX</sub>) =  $[(2V – 0.8V)/50 $\Omega$ ] * 0.8V = 18.2mW$ 

Pd\_L = [(V<sub>OL\_MAX</sub> – (V<sub>CC\_MAX</sub> – 2V))/R<sub>L</sub>] \* (V<sub>CC\_MAX</sub> – V<sub>OL\_MAX</sub>) = [(2V – (V<sub>CC\_MAX</sub> – V<sub>OL\_MAX</sub>))/R<sub>L]</sub> \* (V<sub>CC\_MAX</sub> – V<sub>OL\_MAX</sub>) =  $[(2V - 1.6V)/50\Omega]$  \* 1.6V = **12.8mW** 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **32mW**

# **Reliability Information**

Table 10.  $\theta_{JA}$  vs. Air Flow Table for a 32 Lead VFQFN



### **Transistor Count**

The transistor count for 843S304I-100 is: 12,787

# **Package Outline and Package Dimensions**

### **Package Outline - K Suffix for 32 Lead VFQFN**





There are 3 methods of indicating pin 1 corner at the back of the VFQFN package are:

1. Type A: Chamfer on the paddle (near pin 1)

- 2. Type B: Dummy pad between pin 1 and N.
- 3. Type C: Mouse bite on the paddle (near pin 1)

#### **Table 11. Package Dimensions**



Reference Document: JEDEC Publication 95, MO-220





The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 11.

# **Ordering Information**

### **Table 12. Ordering Information**





# **Revision History**



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

**Corporate Headquarters Contact Information**<br>
TOYOSU FORESIA, 3-2-24 Toyosu,<br>
Koto-ku, Tokyo 135-0061, Japan<br>
Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/