
Si5415AEDU

www.vishay.com


Vishay Siliconix

P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	R _{DS(on)} (Ω) (Max.)	I _D (A) ^a	Q _g (Typ.)			
- 20	0.0096 at V _{GS} = - 4.5 V	- 25				
	0.0132 at V _{GS} = - 2.5 V	- 25	43 nC			
	0.0220 at V _{GS} = - 1.8 V	- 7				



PowerPAK ChipFET Single



FEATURES

TrenchFET[®] Power MOSFET

- Small Footprint Area

- Low On-Resistance

100 % R_q and UIS Tested

Typical ESD Protection: 5500 V (HBM)

Thermally Enhanced PowerPAK[®] ChipFET Package

RoHS

COMPLIANT

HALOGEN

FREE



P-Channel MOSFET

Ordering Information:

Si5415AEDU-T1-GE3 (Lead (Pb)-free and Halogen-free)

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V _{DS}	- 20	V		
Gate-Source Voltage		V _{GS}		± 8	
	T _C = 25 °C		- 25 ^a		
Continuous Drain Current (T. 150 °C)	T _C = 70 °C	1 . [- 25 ^a		
Continuous Drain Current ($T_J = 150 \ ^{\circ}C$)	T _A = 25 °C	I _D	- 15 ^{b, c}		
	T _A = 70 °C		- 12 ^{b, c}		
Pulsed Drain Current (t = 100 μs)		I _{DM}	- 70	A	
Continuous Course Durin Dia da Courset	T _C = 25 °C		- 25 ^a		
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	- 2.6 ^{b, c}		
Single Avalanche Current		I _{AS}	- 15		
Single Avalanche Energy L = 0.1 mH		E _{AS}	11	mJ	
	T _C = 25 °C		31	w	
Maximum Davies Dissis ation	T _C = 70 °C		20		
Maximum Power Dissipation	T _A = 25 °C	P _D –	3.1 ^{b, c}		
	T _A = 70 °C		2 ^{b, c}		
Operating Junction and Storage Temperature Rar	T _J , T _{stg}	- 50 to 150	*0		
Soldering Recommendations (Peak Temperature)	Ŭ T	260	°C		

THERMAL RESISTANCE RATINGS Parameter Symbol Typical Unit Maximum 34 Maximum Junction-to-Ambient^{b, f} $t \le 5 s$ **R**_{thJA} 40 °C/W Maximum Junction-to-Case (Drain) Steady State R_{thJC} 3 4

Notes

a. Package limited.

b. Surface mounted on 1" x 1" FR4 board.

t = 5 s. c.

See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed d. and is not required to ensure adequate bottom side solder interconnection.

Rework conditions: manual soldering with a soldering iron is not recommended for leadless components. e.

Maximum under steady state conditions is 90 °C/W. f

1

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

www.vishay.com

Si5415AEDU

Vishay Siliconix

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static		·					
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$	- 20			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$ $\Delta V_{GS(th)}/T_J$	1 050.04		- 11		mV/°C	
V _{GS(th)} Temperature Coefficient		I _D = - 250 μΑ		2.8			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250 \ \mu A$	- 0.4		- 1	V	
Gate-Source Leakage	I _{GSS}	V_{DS} = 0 V, V_{GS} = ± 8 V			± 2		
		$V_{DS}=0~V,~V_{GS}=\pm~4.5~V$			± 0.2	μΑ	
	I _{DSS}	$V_{DS} = -20 V, V_{GS} = 0 V$			- 1		
Zero Gate Voltage Drain Current		$V_{DS} = -20 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 55 ^{\circ}\text{C}$			- 10		
On-State Drain Current ^a	I _{D(on)}	$V_{DS}\!\leq$ - 5 V, V_{GS} = - 4.5 V	- 10			Α	
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -10 \text{ A}$		0.0081	0.0096	Ω	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -5 \text{ A}$		0.0110	0.0132		
		V _{GS} = - 1.8 V, I _D = - 2 A		0.0170	0.0220		
Forward Transconductance ^a	9 _{fs}	V _{GS} = - 10 V, I _D = - 10 A		47		S	
Dynamic ^b		·					
Input Capacitance	Ciss			4300		pF	
Output Capacitance	C _{oss}	V _{DS} = - 10 V, V _{GS} = 0 V, f = 1 MHz		445			
Reverse Transfer Capacitance	C _{rss}			400			
Total Cata Charge	0	$V_{DS} = -10 V, V_{GS} = -8 V, I_D = -14 A$		80	120	nC	
Total Gate Charge	Qg			43	65		
Gate-Source Charge	Q _{gs}			7			
Gate-Drain Charge	Q _{gd}			11.4			
Gate Resistance	R _g	f = 1 MHz	0.6	3.3	6.6	Ω	
Turn-On Delay Time	t _{d(on)}			30	60		
Rise Time	t _r	V_{DD} = - 10 V, R_L = 1 Ω		45	90	-	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ - 10 Å, V_{GEN} = - 4.5 V, R_g = 1 Ω		75	150		
Fall Time	t _f			25	50		
Turn-On Delay Time	t _{d(on)}			12	25	- ns - -	
Rise Time	t _r	V_{DD} = - 10 V, R_L = 1 Ω		5	10		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ - 10 Å, V_{GEN} = - 8 V, R_g = 1 Ω		80	160		
Fall Time	t _f			20	40		
Drain-Source Body Diode Characteristi	CS						
Continuous Source-Drain Diode Current	Is	T _C = 25 °C			- 25	- A	
Pulse Diode Forward Current (t = 100 μ s)	I _{SM}				- 70		
Body Diode Voltage	V _{SD}	I _S = - 10 A, V _{GS} = 0 V		- 0.8	- 1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			35	70	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = - 10 A, dl/dt = 100 A/μs, T _J = 25 °C		21	40	nC	
Reverse Recovery Fall Time	ta			20		ns	
Reverse Recovery Rise Time	t _b			15			

Notes

a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$

b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

Document Number: 62889

12

16

T_J = 25 °C

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Gate Current vs. Gate-Source Voltage

8

 $\rm V_{GS}$ - Gate-Source Voltage (V)

www.vishay.com

ISHAY

20.00

16.00

12.00

8.00


4.00

0.00


0


4

I_{GSS} - Gate Current (mA)




Gate Current vs. Gate-Source Voltage






20

Transfer Characteristics



On-Resistance vs. Drain Current and Gate Voltage



Capacitance

S13-1673-Rev. A, 29-Jul-13

3


Document Number: 62889

Vishay Siliconix




Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Gate Charge




On-Resistance vs. Junction Temperature






On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient

S13-1673-Rev. A, 29-Jul-13

4


Document Number: 62889

For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Safe Operating Area, Junction-to-Ambient



* The power dissipation P_D is based on $T_{J(max.)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




Si5415AEDU

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62837.

www.vishay.com

Vishay Siliconix


PowerPAK[®] ChipFET[®] Case Outline









Side view of single



Detail Z



Backside view of single pad



MILLIMETERS INCHES DIM. MIN. NOM. MAX. MIN. NOM. MAX. 0.75 0.85 0.028 0.030 0.033 А 0.70 A1 0 -0.05 0 -0.002 0.25 0.30 0.35 0.010 0.012 0.014 b С 0.20 0.25 0.006 0.008 0.010 0.15 D 2.92 3.00 3.08 0.115 0.118 0.121 D1 1.75 1.87 2.00 0.069 0.074 0.079 1.20 1.32 0.047 0.052 D2 1.07 0.042 D3 0.20 0.25 0.30 0.008 0.010 0.012 Е 1.82 1.90 1.98 0.072 0.075 0.078 E1 1.38 1.50 1.63 0.054 0.059 0.064 E2 1.05 1.17 0.036 0.041 0.046 0.92 E3 0.45 0.50 0.55 0.018 0.020 0.022 0.65 BSC 0.026 BSC е Н 0.20 0.25 0.006 0.008 0.010 0.15 0.25 0.010 Κ ----K1 0.30 _ 0.012 -_ _ K2 0.20 _ _ 0.008 -_ K3 0.20 0.008 ---_ 0.30 0.40 0.012 0.014 0.016 L 0.35 C14-0630-Rev. E, 21-Jul-14 DWG: 5940

Note

• Millimeters will govern

Revision: 21-Jul-14


For technical questions, contact: pmostechsupport@vishay.com

1



Application Note 826 Vishay Siliconix

RECOMMENDED MINIMUM PADS FOR PowerPAK[®] ChipFET[®] Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.