Advance Information

MC9328MX1/D Rev. 3.0, 12/2003

MC9328MX1 (i.MX1) Integrated Portable System Processor

MOTOROLA intelligence everywhere

digitaldna

1 Introduction

Motorola's i.MX family of microprocessors has demonstrated leadership in the portable handheld market. Continuing this legacy, the i.MX series provides a leap in performance with an ARM9TM microprocessor core and highly integrated system functions. The i.MX products specifically address the requirements of the personal, portable product market by providing intelligent integrated peripherals, an advanced processor core, and power management capabilities.

The new MC9328MX1 features the advanced and power-efficient ARM920TTM core that operates at speeds up to 200 MHz. Integrated modules, which include an LCD controller, static RAM, USB support, an A/D converter (with touch panel control), and an MMC/SD host controller, support a suite of peripherals to enhance any product seeking to provide a rich multimedia experience. In addition, the MC9328MX1 is the first Bluetooth TM technology-ready applications processor. It is packaged in a 256-pin Mold Array Process-Ball Grid Array (MAPBGA). [Figure 1 on page 1](#page-0-1) shows the functional block diagram of the MC9328MX1.

This document contains information on a new product. Specifications and information herein are subject to change without notice. © Motorola, Inc., 2003. All rights reserved.

1.1 Conventions

This document uses the following conventions:

- ï OVERBAR is used to indicate a signal that is active when pulled low: for example, RESET.
- *Logic level one* is a voltage that corresponds to Boolean true (1) state.
- *Logic level zero* is a voltage that corresponds to Boolean false (0) state.
- To *set* a bit or bits means to establish logic level one.
- To *clear* a bit or bits means to establish logic level zero.
- ï A *signal* is an electronic construct whose state conveys or changes in state convey information.
- A *pin* is an external physical connection. The same pin can be used to connect a number of signals.
- *Asserted* means that a discrete signal is in active logic state.
	- ó *Active low* signals change from logic level one to logic level zero.
	- ó *Active high* signals change from logic level zero to logic level one.
- *Negated* means that an asserted discrete signal changes logic state.
	- ó *Active low* signals change from logic level zero to logic level one.
	- ó *Active high* signals change from logic level one to logic level zero.
- ï LSB means *least significant bit* or *bits*, and MSB means *most significant bit* or *bits*. References to low and high bytes or words are spelled out.
- Numbers preceded by a percent sign $(\%)$ are binary. Numbers preceded by a dollar sign $(\$)$ or $0x$ are hexadecimal.

1.2 Features

To support a wide variety of applications, the MC9328MX1 provides a robust array of features, including the following:

- ARM920T Microprocessor Core
- AHB to IP Bus Interfaces (AIPIs)
- External Interface Module (EIM)
- SDRAM Controller (SDRAMC)
- DPLL Clock and Power Control Module
- Three Universal Asynchronous Receiver/Transmitters (UART 1 UART 2 and UART 3)
- Two Serial Peripheral Interfaces (SPI)
- Two General-Purpose 32-bit Counters/Timers
- Watchdog Timer
- Real-Time Clock/Sampling Timer (RTC)
- LCD Controller (LCDC)
- Pulse-Width Modulation (PWM) Module
- Universal Serial Bus (USB) Device
- Multimedia Card and Secure Digital (MMC/SD) Host Controller Module
- Memory Stick® Host Controller (MSHC)
- SmartCard Interface Module (SIM)
- Direct Memory Access Controller (DMAC)
- Two Synchronous Serial Interfaces and Inter-IC Sound (SSI 1 and SSI $2/I^2S$) Module
- Inter-IC (I^2C) Bus Module
- Video Port
- General-Purpose I/O (GPIO) Ports
- Bootstrap Mode
- Analog Signal Processing (ASP) Module
- Bluetooth Accelerator (BTA)
- Multimedia Accelerator (MMA)
- 256-pin MAPBGA Package

1.3 Target Applications

The MC9328MX1 is targeted for advanced information appliances, smart phones, Web browsers, digital MP3 audio players, handheld computers based on the popular Palm OS platform, and messaging applications such as Motorola's wireless cellular products, including the AccompliTM 008 GSM/GPRS interactive communicator.

1.4 Document Revision History

The following table provides revision history for this release. This history includes technical content revisions only and not stylistic or grammatical changes.

1.5 Product Documentation

The following documents are required for a complete description of the MC9328MX1 and are necessary to design properly with the device. Especially for those not familiar with the ARM920T processor or previous DragonBall products, the following documents are helpful when used in conjunction with this manual.

ARM Architecture Reference Manual (ARM Ltd., order number ARM DDI 0100) *ARM9DT1 Data Sheet Manual* (ARM Ltd., order number ARM DDI 0029) *ARM Technical Reference Manual* (ARM Ltd., order number ARM DDI 0151C) *EMT9 Technical Reference Manual* (ARM Ltd., order number DDI O157E) *MC9328MX1 Product Brief* (order number MC9328MX1P/D) *MC9328MX1S Reference Manual* (order number MC9328MX1SRM/D) *MC68VZ328 Product Brief* (order number MC68VZ328P/D) *MC68VZ328 Userís Manual* (order number MC68VZ328UM/D) *MC68VZ328 Userís Manual Addendum* (order number MC68VZ328UMAD/D) *MC68SZ328 Product Brief* (order number MC68SZ328P/D) *MC68SZ328 Userís Manual* (order number MC68SZ328UM/D)

The Motorola manuals are available on the Motorola Semiconductors Web site at http:// www.motorola.com/semiconductors. These documents may be downloaded directly from the Motorola Web site, or printed versions may be ordered. The ARM documentation is available from http://www.arm.com.

1.6 Ordering Information

[Table 2](#page-3-0) provides ordering information for the 256-lead mold array process ball grid array (MAPBGA) package.

Package Type	Frequency	Temperature	Solderball Type	Order Number
256-lead MAPBGA	200 MHz	0° C to 70° C	Standard	MC9328MX1VH20(R2)
256-lead MAPBGA	200 MHz	0° C to 70° C	Ph-free	MC9328MX1VM20(R2)
256-lead MAPBGA	200 MHz	-30 $\rm{^{\circ}C}$ to 70 $\rm{^{\circ}C}$	Standard	MC9328MX1DVH20(R2)
256-lead MAPBGA	200 MHz	-30 $\rm{^{\circ}C}$ to 70 $\rm{^{\circ}C}$	Ph-free	MC9328MX1DVM20(R2)
256-lead MAPBGA	150 MHz	-40 $^{\circ}$ C to 85 $^{\circ}$ C	Standard	MC9328MX1CVH15(R2)
256-lead MAPBGA	150 MHz	-40 $^{\circ}$ C to 85 $^{\circ}$ C	Pb-free	MC9328MX1CVM15(R2)

Table 2. MC9328MX1 Ordering Information

2 Signals and Connections

[Table 3](#page-4-0) identifies and describes the MC9328MX1 signals that are assigned to package pins. The signals are grouped by the internal module that they are connected to.

Signal Name	Function/Notes						
External Bus/Chip Select (EIM)							
A [24:0]	Address bus signals						
D [31:0]	Data bus signals						
EB ₀	MSB Byte Strobe-Active low external enable byte signal that controls D [31:24]						
EB ₁	Byte Strobe-Active low external enable byte signal that controls D [23:16]						
EB ₂	Byte Strobe-Active low external enable byte signal that controls D [15:8]						
$\overline{EB3}$	LSB Byte Strobe-Active low external enable byte signal that controls D [7:0]						
OE	Memory Output Enable-Active low output enables external data bus						
$\overline{\text{CS}}$ [5:0]	Chip Select—The chip select signals \overline{CS} [3:2] are multiplexed with \overline{CSD} [1:0] and are selected by the Function Multiplexing Control Register (FMCR). By default CSD [1:0] is selected.						
ECB	Active low input signal sent by flash device to the EIM whenever the flash device must terminate an on-going burst sequence and initiate a new (long first access) burst sequence.						
LBA	Active low signal sent by flash device causing the external burst device to latch the starting burst address.						
BCLK	Clock signal sent to external synchronous memories (such as burst flash) during burst mode.						
\overline{RW}	$\overline{\mathrm{RW}}$ signal—Indicates whether external access is a read (high) or write (low) cycle. Used as a WE input signal by external DRAM.						
	Bootstrap						
BOOT [3:0]	System Boot Mode Select-The operational system boot mode of the MC9328MX1 upon system reset is determined by the settings of these pins.						
SDRAM Controller							
SDBA [4:0]	SDRAM/SyncFlash non-interleave mode bank address multiplexed with address signals A [15:11]. These signals are logically equivalent to core address p_addr [25:21] in SDRAM/ SyncFlash cycles.						
SDIBA [3:0]	SDRAM/SyncFlash interleave addressing mode bank address multiplexed with address signals A [19:16]. These signals are logically equivalent to core address p_addr [12:9] in SDRAM/SyncFlash cycles.						
MA [11:10]	SDRAM address signals						

Table 3. Signal Names and Descriptions

Signal Name	Function/Notes				
MA [9:0]	SDRAM address signals which are multiplex with address signals A [10:1]. MA [9:0] are selected on SDRAM/SyncFlash cycles.				
DQM [3:0]	SDRAM data enable				
CSD ₀	SDRAM/SyncFlash Chip Select signal which is multiplexed with the CS2 signal. These two signals are selectable by programming the system control register.				
CSD ₁	SDRAM/SyncFlash Chip Select signal which is multiplex with CS3 signal. These two signals are selectable by programming the system control register. By default, $\overline{\text{CSD1}}$ is selected, so it can be used as SyncFlash boot chip select by properly configuring BOOT [3:0] input pins.				
RAS	SDRAM/SyncFlash Row Address Select signal				
CAS	SDRAM/SyncFlash Column Address Select signal				
SDWE	SDRAM/SyncFlash Write Enable signal				
SDCKE0	SDRAM/SyncFlash Clock Enable 0				
SDCKE1	SDRAM/SyncFlash Clock Enable 1				
SDCLK	SDRAM/SyncFlash Clock				
RESET_SF	SyncFlash Reset				
Clocks and Resets					
EXTAL16M	Crystal input (4 MHz to 16 MHz), or a 16 MHz oscillator input when internal oscillator circuit is shut down.				
XTAL16M	Crystal output				
EXTAL32K	32 kHz crystal input				
XTAL32K	32 kHz crystal output				
CLKO	Clock Out signal selected from internal clock signals. Please refer to clock controller for internal clock selection.				
RESET_IN	Master Reset-External active low Schmitt trigger input signal. When this signal goes active, all modules (except the reset module and the clock control module) are reset.				
RESET_OUT	Reset Out—Internal active low output signal from the Watchdog Timer module and is asserted from the following sources: Power-on reset, External reset (RESET_IN), and Watchdog time-out.				
POR	Power On Reset-Internal active high Schmitt trigger input signal. The POR signal is normally generated by an external RC circuit designed to detect a power-up event.				
	JTAG				
TRST	Test Reset Pin-External active low signal used to asynchronously initialize the JTAG controller.				
TDO	Serial Output for test instructions and data. Changes on the falling edge of TCK.				

Table 3. Signal Names and Descriptions (Continued)

Table 3. Signal Names and Descriptions (Continued)

Signal Name	Function/Notes
UART1_RTS	Request to Send
UART1_CTS	Clear to Send
UART2_RXD	Receive Data
UART2_TXD	Transmit Data
UART2_RTS	Request to Send
UART2_CTS	Clear to Send
UART2 DSR	Data Set Ready
UART2 RI	Ring Indicator
UART2_DCD	Data Carrier Detect
UART2_DTR	Data Terminal Ready
UART3_RXD	Receive Data
UART3_TXD	Transmit Data
UART3_RTS	Request to Send
UART3_CTS	Clear to Send
UART3_DSR	Data Set Ready
UART3_RI	Ring Indicator
UART3_DCD	Data Carrier Detect
UART3_DTR	Data Terminal Ready
	Serial Audio Ports - SSI (configurable to I2S protocol)
SSI1_TXDAT	TxD
SSI1_RXDAT	RxD
SSI1_TXCLK	Transmit Serial Clock
SSI1_RXCLK	Receive Serial Clock
SSI1_TXFS	Transmit Frame Sync
SSI1_RXFS	Receive Frame Sync
SSI2_TXDAT	TxD
SSI2_RXDAT	RxD
SSI2_TXCLK	Transmit Serial Clock
SSI2_RXCLK	Receive Serial Clock

Table 3. Signal Names and Descriptions (Continued)

Table 3. Signal Names and Descriptions (Continued)

Table 3. Signal Names and Descriptions (Continued)

This section contains the electrical specifications and timing diagrams for the MC9328MX1 processor.

3.1 Maximum Ratings

[Table 4](#page-12-1) provides information on maximum ratings.

1. A typical application with 30 pads simultaneously switching assumes the GPIO toggling and instruction fetches from the ARM core-that is, 7x GPIO, 15x Data bus, and 8x Address bus.

2. A worst-case application with 70 pads simultaneously switching assumes the GPIO toggling and instruction fetches from the ARM core-that is, 32x GPIO, 30x Data bus, 8x Address bus. These calculations are based on the core running its heaviest OS application at 200MHz, and where the whole image is running out of SDRAM. QVDD at 2.0V, NVDD and AVDD at 3.3V, therefore, 180mA is the worst measurement recorded in the factory environment, max 5mA is consumed for OSC pads, with each toggle GPIO consuming 4mA.

3.2 Recommended Operating Range

[Table 5](#page-13-0) provides the recommended operating ranges for the supply voltages. The MC9328MX1 processor has multiple pairs of VDD and VSS power supply and return pins. QVDD and QVSS pins are used for internal logic. All other VDD and VSS pins are for the I/O pads voltage supply, and each pair of VDD and VSS provides power to the enclosed I/O pads. This design allows different peripheral supply voltage levels in a system.

Because AVDD pins are supply voltages to the analog pads, it is recommended to isolate and noise-filter the AVDD pins from other VDD pins.

BTRFVDD is the supply voltage for the Bluetooth interface signals. It is quite sensitive to the data transmit/receive accuracy. Please refer to Bluetooth RF spec for special handling. If Bluetooth is not used in the system, these Bluetooth pins can be used as general purpose I/O pins and BTRFVDD can be used as other NVDD pins.

For more information about I/O pads grouping per VDD, please refer to [Table 3 on page 5.](#page-4-0)

Rating	Symbol	Minimum	Maximum	Unit
I/O supply voltage, MSHC, SPI, BTA, USBd, LCD and CSI are only 3V interface	NVDD	2.70	3.30	\vee
I/O supply voltage	NVDD	1.70	3.30	v
Internal supply voltage (Core = 150 MHz)	QVDD	1.70	1.90	v
Internal supply voltage (Core = 200 MHz)	QVDD	1.80	2.00	v
Analog supply voltage	AVDD	1.70	3.30	v
Bluetooth I/O voltage (Bluetooth)	BTRFVDD ₁	1.70	3.10	v
Bluetooth I/O voltage (Non Bluetooth applications)	BTRFVDD ₂	1.70	3.30	v

Table 5. Recommended Operating Range

3.3 DC Electrical Characteristics

[Table 6](#page-13-1) contains both maximum and minimum DC characteristics of the MC9328MX1.

Number or Symbol	Parameter	Minimum	Typical	Maximum	Unit
lop	Full running operating current at 1.8V for QVDD, 3.3V for NVDD/AVDD (Core $= 96$ MHz, System $= 96$ MHz, MPEG4 decoding playback from external memory card to both external SSI audio decoder and TFT display panel, and OS with MMU enabled memory system is running on external SDRAM) Please refer to application note: AN2537, Power Performance of MC9328MX1.		QVDD at 1.8v $= 120mA$; NVDD+AVDD at $3.0v = 30mA$		mA
Sidd ₁	Standby current (QVDD = 1.8V, $temp = 25^{\circ}C$		25		μA
$Sidd_2$	Standby current (QVDD = 1.8V, $temp = 55^{\circ}C$		45		μA
$Sidd_{3}$	Standby current (QVDD = 2.0V, $temp = 25^{\circ}C$		35		μA
$Sidd_{4}$	Standby current (QVDD = 2.0V, $temp = 55^{\circ}C$		60		μA
V _{IH}	Input high voltage	0.7V _{DD}		$Vdd+0.2$	\vee
V_{IL}	Input low voltage			0.4	\vee

Table 6. Maximum and Minimum DC Characteristics

Table 6. Maximum and Minimum DC Characteristics (Continued)

3.4 AC Electrical Characteristics

The AC characteristics consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of other signals. All timing specifications are specified at a system operating frequency from 0 MHz to 96 MHz (core operating frequency 150 MHz) with an operating supply voltage from $V_{DD \text{ min}}$ to $V_{DD \text{ max}}$ under an operating temperature from T_L to T_H . All timing is measured at 30 pF loading.

Parameter	Minimum	RMS	Maximum	Unit
EXTAL32k input jitter (peak to peak) for MCUPLL only		5	100	ns
EXTAL32k startup time	800			ms
EXTAL16M input jitter (peak to peak)		TBD	TBD	
EXTAL16M startup time	TBD			

Table 8. 32k/16M Oscillator Signal Timing (Continued)

Table 9. CLKO Rise/Fall Time (at 30pF Loaded)

3.5 Embedded Trace Macrocell

All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM920T processor's TAP controller, and is assigned scan chain 6. The scan chain consists of a 40-bit shift register comprised of the following:

- 32-bit data field
- 7-bit address field
- A read/write bit

The data to be written is scanned into the 32-bit data field, the address of the register into the 7-bit address field, and a 1 into the read/write bit.

A register is read by scanning its address into the address field and a 0 into the read/write bit. The 32-bit data field is ignored. A read or a write takes place when the TAP controller enters the UPDATE-DR state. The timing diagram for the ETM9 is shown in [Figure 2.](#page-16-0) See [Table 10 on page 17](#page-16-1) for the ETM9 timing parameters used in [Figure 2](#page-16-0).

Figure 2. Trace Port Timing Diagram

3.6 DPLL Timing Specifications

Parameters of the DPLL are given in [Table 11](#page-17-0). In this table, T_{ref} is a reference clock period after the pre-divider and T_{dck} is the output double clock period.

Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
Reference clock freq range	$Vcc = 1.8V$	5		100	MHz
Pre-divider output clock freq range	$Vcc = 1.8V$	5		30	MHz
Double clock freq range	$Vcc = 1.8V$	80	$\overline{}$	220	MHz
Pre-divider factor (PD)	$\qquad \qquad -$	1		16	
Total multiplication factor (MF)	Includes both integer and fractional parts	5		15	
MF integer part		5		15	
MF numerator	Should be less than the denominator	Ω		1022	
MF denominator		1		1023	
Pre-multiplier lock-in time				312.5	usec
Freq lock-in time after full reset	FOL mode for non-integer MF (does not include pre-must lock-in time)	250	280 $(56 \mu s)$	300	T_{ref}
Freq lock-in time after partial reset	FOL mode for non-integer MF (does not include pre-multi lock-in time)	220	250 $(-50 \,\mu s)$	270	T_{ref}
Phase lock-in time after full reset	FPL mode and integer MF (does not include pre-multi lock-in time)	300	350 $(70 \mu s)$	400	T_{ref}
Phase lock-in time after partial reset	FPL mode and integer MF (does not include pre-multi lock-in time)	270	320 $(64 \mu s)$	370	T_{ref}
Freq jitter (p-p)			0.005 (0.01%)	0.01	$2 \cdot T_{dck}$
Phase jitter (p-p)	Integer MF, FPL mode, Vcc=1.8V		1.0 (10%)	1.5	ns
Power supply voltage	$\qquad \qquad -$	1.7		2.5	V
Power dissipation	FOL mode, integer MF, $f_{dck} = 200$ MHz, $Vcc = 1.8V$			4	mW

Table 11. DPLL Specifications

3.7 Reset Module

The timing relationships of the Reset module with the POR and RESET IN are shown in [Figure 3](#page-18-0) and [Figure 4.](#page-18-1) Be aware that NVDD must ramp up to at least 1.8V before QVDD is powered up to prevent forward biasing.

Figure 3. Timing Relationship with POR

Figure 4. Timing Relationship with RESET_IN

Table 12. Reset Module Timing Parameter Table

1 Timing waveforms shown are dependent on crystal start-up time. If a stable clock source is used instead of a crystal, the width of the POR should be ignored in calculating timing for the startup process.

3.8 External Interface Module

The External Interface Module (EIM) handles the interface to devices external to the MC9328MX1, including generation of chip-selects for external peripherals and memory. The timing diagram for the EIM is shown in [Figure 5,](#page-20-0) and [Table 13](#page-20-1) defines the parameters of signals.

Ref No.	Parameter		$1.8 \pm 0.10V$			$3.0 \pm 0.3V$		
		Min	Typical	Max	Min	Typical	Max	Unit
2a	Clock fall to chip-select valid	2.69	3.31	7.87	2.6	3.2	7.6	ns
2b	Clock fall to chip-select invalid	1.55	2.48	6.31	1.5	2.4	6.1	ns
За	Clock fall to Read (Write) Valid	1.35	2.79	6.52	1.3	2.7	6.3	ns
3b	Clock fall to Read (Write) Invalid	1.86	2.59	6.11	1.8	2.5	5.9	ns
4a	Clock ¹ rise to Output Enable Valid	2.32	2.62	6.85	2.3	2.6	6.8	ns
4b	Clock ¹ rise to Output Enable Invalid	2.11	2.52	6.55	2.1	2.5	6.5	ns
4c	Clock ¹ fall to Output Enable Valid	2.38	2.69	7.04	2.3	2.6	6.8	ns
4d	Clock ¹ fall to Output Enable Invalid	2.17	2.59	6.73	2.1	2.5	6.5	ns
5a	Clock ¹ rise to Enable Bytes Valid	1.91	2.52	5.54	1.9	2.5	5.5	ns
5b	Clock ¹ rise to Enable Bytes Invalid	1.81	2.42	5.24	1.8	2.4	5.2	ns
5c	Clock ¹ fall to Enable Bytes Valid	1.97	2.59	5.69	1.9	2.5	5.5	ns
5d	Clock ¹ fall to Enable Bytes Invalid	1.76	2.48	5.38	1.7	2.4	5.2	ns
6a	Clock ¹ fall to Load Burst Address Valid	2.07	2.79	6.73	2.0	2.7	6.5	ns
6b	Clock ¹ fall to Load Burst Address Invalid	1.97	2.79	6.83	1.9	2.7	6.6	ns
6c	Clock ¹ rise to Load Burst Address Invalid	1.91	2.62	6.45	1.9	2.6	6.4	ns
7a	Clock ¹ rise to Burst Clock rise	1.61	2.62	5.64	1.6	2.6	5.6	ns
7b	Clock ¹ rise to Burst Clock fall	1.61	2.62	5.84	1.6	2.6	5.8	ns
7c	Clock ¹ fall to Burst Clock rise	1.55	2.48	5.59	1.5	2.4	5.4	ns
7d	Clock ¹ fall to Burst Clock fall	1.55	2.59	5.80	1.5	2.5	5.6	ns
8a	Read Data setup time	5.54			5.5		—	ns
8b	Read Data hold time	0		$\overline{}$	0	-	-	ns
9а	Clock ¹ rise to Write Data Valid	1.81	2.72	6.85	1.8	2.7	6.8	ns
9b	Clock ¹ fall to Write Data Invalid	1.45	2.48	5.69	1.4	2.4	5.5	ns
9c	Clock ¹ rise to Write Data Invalid	1.63		$\overline{}$	1.62		—	ns
10a	DTACK setup time	2.52			2.5			ns

Table 13. EIM Bus Timing Parameter Table (Continued)

1. Clock refers to the system clock signal, HCLK, generated from the System DPLL

3.8.1 DTACK Signal Description

The DTACK signal is the external input data acknowledge signal. When using the external DTACK signal as a data acknowledge signal, the bus time-out monitor generates a bus error when a bus cycle is not terminated by the external DTACK signal after 1022 HCLK counts have elapsed Only CS5 group supports DTACK signal function when using the external DTACK signal for data acknowledgement.

3.8.2 DTACK Signal Timing

[Figure 6](#page-22-1) through [Figure 9](#page-26-0) show the access cycle timing used by chip-select 5. The signal values and units of measure for this figure are found in the associated tables.

3.8.2.1 DTACK READ Cycle without DMA

Figure 6. DTACK READ Cycle without DMA

Table 14. Parameters for Read Cycle, WSC = 111111, DTACK_SEL=0, HKCL=96MHz							
--	--	--	--	--	--	--	--

Note:

0. DTACK assert means DTACK become low level.

1. T is the system clock period. (For 96MHz system clock)

2. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear.

3. Address becomes valid and CS asserts at the start of read access cycle.

4. The external DTACK input requirement is eliminated when CS5 is programmed to use internal wait state.

3.8.2.2 DTACK Read Cycle DMA Enabled

Figure 7. DTACK Read Cycle DMA Enabled

Table 15. Parameters for Read Cycle WSC = 111111, DTACK_SEL=0, HCLK=96MHz (Continued)

Note:

0. DTACK assert mean DTACK become low.

1. T is the system clock period. (For 96MHz system clock)

2. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear.

3. Address becomes valid and CS asserts at the start of read access cycle.

4. The external DTACK input requirement is eliminated when CS5 is programmed to use internal wait state.

3.8.2.3 DTACK Write Cycle without DMA

Note:

0. DTACK assert mean DTACK become low.

1. T is the system clock period. (For 96MHz system clock)

2. CS5 assertion can be controlled by CSA bits. EB assertion can also be programmed by WEA bits in the CS5L register.

3. Address becomes valid and RW asserts at the start of write access cycle.

4. The external DTACK input requirement is eliminated when CS5 is programmed to use internal wait state.

3.8.2.4 DTACK Write Cycle DMA Enabled

Note:

0. DTACK assert mean DTACK become low.

1. T is the system clock period. (For 96MHz system clock)

2. CS5 assertion can be controlled by CSA bits. EB assertion also can be programmed by WEA bits in the CS5L register.

3. Address becomes valid and RW asserts at the start of write access cycle.

4. The external DTACK input requirement is eliminated when $\overline{\text{CS5}}$ is programmed to use internal wait state.

3.8.3 EIM External Bus Timing

The following timing diagrams show the timing of accesses to memory or a peripheral.

Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 10. WSC = 1, A.HALF/E.HALF

Figure 11. WSC = 1, WEA = 1, WEN = 1, A.HALF/E.HALF

Note $1: x = 0, 1, 2$ or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 12. WSC = 1, OEA = 1, A.WORD/E.HALF

Figure 13. WSC = 1, WEA = 1, WEN = 2, A.WORD/E.HALF

Figure 14. WSC = 3, OEA = 2, A.WORD/E.HALF

Figure 15. WSC = 3, WEA = 1, WEN = 3, A.WORD/E.HALF

Figure 16. WSC = 3, OEA = 4, A.WORD/E.HALF

Figure 17. WSC = 3, WEA = 2, WEN = 3, A.WORD/E.HALF

Figure 18. WSC = 3, OEN = 2, A.WORD/E.HALF

Figure 19. WSC = 3, OEA = 2, OEN = 2, A.WORD/E.HALF

Figure 21. WSC = 1, WWS = 2, WEA = 1, WEN = 2, A.WORD/E.HALF

Figure 22. WSC = 2, WWS = 2, WEA = 1, WEN = 2, A.HALF/E.HALF

Figure 23. WSC = 2, WWS = 1, WEA = 1, WEN = 2, EDC = 1, A.HALF/E.HALF

Figure 24. WSC = 2, CSA = 1, WWS = 1, A.WORD/E.HALF

Figure 26. WSC = 2, OEA = 2, CNC = 3, BCM = 1, A.HALF/E.HALF

Figure 27. WSC = 2, OEA = 2, WEA = 1, WEN = 2, CNC = 3, A.HALF/E.HALF

Figure 30. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.HALF

Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 31. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 2, A.WORD/E.HALF

Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 32. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 1, A.WORD/E.HALF

Table 18. LCDC SCLK Timing

3.8.4 Non-TFT Panel Timing

- VSYN, HSYN and SCLK can be programmed as active high or active low. In the above timing diagram, all these 3 signals are active high.
- Ts is the shift clock period.
- Ts = Tpix $*$ (panel data bus width).
- Tpix is the pixel clock period which equals LCDC CLK period * (PCD + 1).
- Maximum frequency of LCDC CLK is 48 MHz, which is controlled by Peripheral Clock Divider Register.
- Maximum frequency of SCLK is HCLK / 5, otherwise LD output will be wrong.

3.9 Pen ADC Specifications

The specifications for the pen ADC are shown in [Table 20](#page-52-0) through [Table 22](#page-52-1).

Table 20. Pen ADC System Performance

Full Range Resolution ¹	13 bits
Non-Linearity Error ¹	4 bits
Accuracy ¹	9 bits

1. Tested under input = $0 \sim 1.8V$ at 25 $^{\circ}$ C

Table 21. Pen ADC Test Conditions

Vp max	1800 mV	ip max	$+7 \mu A$		
Vp min	GND	ip min	$1.5 \mu A$		
Vn	GND	in	$1.5 \mu A$		
Sample frequency		12 MH _z			
Sample rate		1.2 KHz			
Input frequency		100 Hz			
Input range		$0 - 1800$ mV			
Note: $Ru1 = Ru2 = 200K$					

Table 22. Pen ADC Absolute Rating

3.10 ASP Touch Panel Controller

The following sections contain the electrical specifications of the ASP touch panel controller. The value of parameters and their corresponding measuring conditions are mentioned as well.

3.10.1 Electrical Specifications

Test conditions: Temperature = 25° C, QVDD = 1800mV.

Parameter	Minimum	Type	Maximum	Unit
Gain		13.65		mv^{-1}
Gain Error			33%	
DNL	8	9		Bits
INL		Ω		Bits
Accuracy (without missing code)	8	9		Bits
Operating Voltage Range (Pen)			QVDD	mV
Operating Voltage Range (U)	Negative QVDD		QVDD	mV
On-resistance of switches SW[8:1]		10		Ohm

Table 23. ASP Touch Panel Controller Electrical Spec (Continued)

Note that QVDD should be 1800mV.

3.10.2 Gain Calculations

The ideal mapping of input voltage to output digital sample is defined as follows:

Figure 35. Gain Calculations

In general, the mapping function is:

$$
S = G * V + C
$$

Where V is input, S is output, G is the slope, and C is the y-intercept.

Nominal Gain G₀ = 65535 / 4800 = 13.65mV⁻¹ Nominal Offset $C_0 = 65535 / 2 = 32767$

3.10.3 Offset Calculations

The ideal mapping of input voltage to output digital sample is defined as:

Figure 36. Offset Calculations

In general, the mapping function is:

$$
S = G \ast V + C
$$

Where V is input, S is output, G is the slope, and C is the y-intercept.

Nominal Gain G₀ = 65535 / 4800 = 13.65mV⁻¹ Nominal Offset $C_0 = 65535 / 2 = 32767$

3.10.4 Gain Error Calculations

Gain error calculations are made using the information in this section.

Figure 37. Gain Error Calculations

Assuming the offset remains unchanged, the mapping is rotated around y-intercept to determine the maximum gain allowed. This occurs when the sample at 1800mV has just reached the ceiling of the 16-bit range, 65535.

Maximum Offset G_{max}

 $G_{\text{max}} = (65535 - C_0) / 1800$ $= (65535 - 32767) / 1800$ $= 18.20$

Gain Error G_r

 $G_r = (G_{\text{max}} - G_0) / G_0 * 100\%$ $=(18.20 - 13.65) / 13.65 * 100\%$ $= 33\%$

3.11 Bluetooth Accelerator

The Bluetooth Accelerator (BTA) radio interface supports the Motorola Radio, MC13180 using an SPI interface. This section provides the data bus timing diagrams and SPI interface timing diagrams shown in [Figure 38](#page-55-0) and [Figure 39 on page 57](#page-56-0), and the associated parameters shown in [Table 24](#page-55-1) and [Table 25 on](#page-56-1) [page 57](#page-56-1).

Figure 38. Motorola MC13180 Data Bus Timing Diagram

Table 24. Motorola MC13180 Data Bus Timing Parameter Table (Continued)

1. Please refer to Motorola 2.4 GHz RF Transceiver Module (MC13180) Technical Data documentation.

2. The setup and hold times of RX_TX_EN can be adjusted by programming Time_A_B register (0x00216050) and RF_Status (0x0021605C) registers.

Figure 39. SPI Interface Timing Diagram Using Motorola MC13180

1. The SPI_CLK clock frequency and duty cycle, setup and hold times of receive data can be set by programming SPI_Control (0x00216138) register together with system clock.

3.12 SPI Timing Diagrams

To use the internal transmit (TX) and receive (RX) data FIFOs when the SPI 1 module is configured as a master, two control signals are used for data transfer rate control: the \overline{SS} signal (output) and the \overline{SPI} RDY signal (input). The SPI 1 Sample Period Control Register (PERIODREG1) and the SPI 2 Sample Period Control Register (PERIODREG2) can also be programmed to a fixed data transfer rate for either SPI 1 or SPI 2. When the SPI 1 module is configured as a slave, the user can configure the SPI 1 Control Register $(CONTROLREG1)$ to match the external SPI master's timing. In this configuration, \overline{SS} becomes an input signal, and is used to latch data into or load data out to the internal data shift registers, as well as to increment the data FIFO.

Figure 40. Master SPI Timing Diagram Using SPI_RDY Edge Trigger

Figure 44. Slave SPI Timing Diagram FIFO Advanced by SS Rising Edge

Table 26. Timing Parameter Table for [Figure 40](#page-57-0) through [Figure 44](#page-58-0)

Ref No.	Minimum Parameter		Maximum	Unit
	SPI_RDY to SS output low	2T ¹		ns
$\overline{2}$	SS output low to first SCLK edge	3. Tsclk ²		ns
3	Last SCLK edge to SS output high	2.Tsclk		ns
4	SS output high to SPI_RDY low	0		ns
5	SS output pulse width	Tsclk + WAIT 3		ns
6	SS input low to first SCLK edge			ns
7	SS input pulse width			ns

1. T = CSPI system clock period (PERCLK2).

2. Tsclk = Period of SCLK.

3. WAIT = Number of bit clocks (SCLK) or 32.768 KHz clocks per Sample Period Control Register.

3.13 LCD Controller

This section includes timing diagrams for the LCD controller. For detailed timing diagrams of the LCD controller with various display configurations, refer to the LCD controller chapter of the *MC9328MX1 Reference Manual*.

Figure 45. SCLK to LD Timing Diagram

Figure 46. 4/8/16 Bit/Pixel TFT Color Mode Panel Timing Diagram

Table 28. 4/8/16 Bit/Pixel TFT Color Mode Panel Timing Table (Continued)

3.14 Multimedia Card/Secure Digital Host Controller

The DMA interface block controls all data routing between the external data bus (DMA access), internal MMC/SD module data bus, and internal system FIFO access through a dedicated state machine that monitors the status of FIFO content (empty or full), FIFO address, and byte/block counters for the MMC/ SD module (inner system) and the application (user programming).

Ref No.	Parameter	$1.8V + - 0.10V$		$3.0V +/- 0.30V$		Unit
		Min	Max	Min	Max	
3 _b	Clock low time $1 - 10/30$ cards	15/75		10/50		ns
4a	Clock fall time $1 - 10/30$ cards		10/50 $(5.00)^3$		10/50	ns
4 _b	Clock rise time $1 - 10/30$ cards		14/67 $(6.67)^3$		10/50	ns
5a	Input hold time ³ -10/30 cards	5.7/5.7		5/5		ns
5 _b	Input setup time ³ -10/30 cards	5.7/5.7		5/5		ns
6a	Output hold time ³ -10/30 cards	5.7/5.7		5/5		ns
6b	Output setup time ³ -10/30 cards	5.7/5.7		5/5		ns
$\overline{7}$	Output delay time ³	Ω	16	0	14	ns

Table 29. SDHC Bus Timing Parameter Table (Continued)

1. $C_L \le 100 \text{ pF} / 250 \text{ pF}$ (10/30 cards)

2. $C_L \le 250$ pF (21 cards)

3. $C_L \le 25$ pF (1 card)

3.14.1 Command Response Timing on MMC/SD Bus

The card identification and card operation conditions timing are processed in open-drain mode. The card response to the host command starts after exactly N_{ID} clock cycles. For the card address assignment, SET_RCA is also processed in the open-drain mode. The minimum delay between the host command and card response is NCR clock cycles as illustrated in [Figure 48](#page-62-0). The symbols for [Figure 48](#page-62-0) through [Figure 52](#page-65-0) are defined in [Table 30.](#page-61-0)

Card Active		Host Active		
Symbol	Definition	Symbol	Definition	
Z	High impedance state	S	Start bit (0)	
D	Data bits	Т	Transmitter bit $(Host = 1, Card = 0)$	
\star	Repetition	P	One-cycle pull-up (1)	
CRC	Cyclic redundancy check bits (7 bits)	Е	End bit (1)	

Table 30. State Signal Parameters for [Figure 48](#page-62-0) through [Figure 52](#page-65-0)

Figure 48. Timing Diagrams at Identification Mode

After a card receives its RCA, it switches to data transfer mode. As shown on the first diagram in [Figure 49](#page-62-1) [on page 63](#page-62-1), SD_CMD lines in this mode are driven with push-pull drivers. The command is followed by a period of two Z bits (allowing time for direction switching on the bus) and then by P bits pushed up by the responding card. The other two diagrams show the separating periods N_{RC} and N_{CC} .

Command response timing (data transfer mode)

Timing response end to next CMD start (data transfer mode)

Timing of command sequences (all modes)

Figure 49. Timing Diagrams at Data Transfer Mode

[Figure 50 on page 64](#page-63-0) shows basic read operation timing. In a read operation, the sequence starts with a single block read command (which specifies the start address in the argument field). The response is sent on the SD_CMD lines as usual. Data transmission from the card starts after the access time delay N_{AC} , beginning from the last bit of the read command. If the system is in multiple block read mode, the card sends a continuous flow of data blocks with distance N_{AC} until the card sees a stop transmission command. The data stops two clock cycles after the end bit of the stop command.

Figure 50. Timing Diagrams at Data Read

[Figure 51 on page 65](#page-64-0) shows the basic write operation timing. As with the read operation, after the card response, the data transfer starts after N_{WR} cycles. The data is suffixed with CRC check bits to allow the card to check for transmission errors. The card sends back the CRC check result as a CC status token on the data line. If there was a transmission error, the card sends a negative CRC status (101); otherwise, a positive CRC status (010) is returned. The card expects a continuous flow of data blocks if it is configured to multiple block mode, with the flow terminated by a stop transmission command.

The stop transmission command may occur when the card is in different states. [Figure 52](#page-65-0) shows the different scenarios on the bus.

Table 31. Timing Values for [Figure 48](#page-62-0) through [Figure 52](#page-65-0)

3.14.2 SDIO-IRQ and ReadWait Service Handling

In SDIO, there is a 1-bit or 4-bit interrupt response from the SDIO peripheral card. In 1-bit mode, the interrupt response is simply that the SD_DAT[1] line is held low. The SD_DAT[1] line is not used as data in this mode. The memory controller generates an interrupt according to this low and the system interrupt continues until the source is removed (SD_DAT[1] returns to its high level).

In 4-bit mode, the interrupt is less simple. The interrupt triggers at a particular period called the "Interrupt Period" during the data access, and the controller must sample SD_DAT[1] during this short period to determine the IRQ status of the attached card. The interrupt period only happens at the boundary of each block (512 bytes).

ReadWait is another feature in SDIO that allows the user to submit commands during the data transfer. In this mode, the block temporarily pauses the data transfer operation counter and related status, yet keeps the clock running, and allows the user to submit commands as normal. After all commands are submitted, the user can switch back to the data transfer operation and all counter and status values are resumed as access continues.

3.15 Memory Stick Host Controller

The Memory Stick protocol requires three interface signal line connections for data transfers: MS_BS, MS SDIO, and MS SCLKO. Communication is always initiated by the MSHC and operates the bus in either four-state or two-state access mode.

The MS_{BS} signal classifies data on the SDIO into one of four states (BS0, BS1, BS2, or BS3) according to its attribute and transfer direction. BS0 is the INT transfer state, and during this state no packet transmissions occur. During the BS1, BS2, and BS3 states, packet communications are executed. The BS1, BS2, and BS3 states are regarded as one packet length and one communication transfer is always completed within one packet length (in four-state access mode).

The Memory Stick usually operates in four state access mode and in BS1, BS2, and BS3 bus states. When an error occurs during packet communication, the mode is shifted to two-state access mode, and the BS0 and BS1 bus states are automatically repeated to avoid a bus collision on the SDIO.

Figure 55. MSHC Signal Timing Diagram

Ref No.	Minimum Parameter		Maximum	Unit
12	MS_SDIO output delay time ^{1,2}		3	ns
13	MS_SDIO input setup time for MS_SCLKO rising edge (RED bit = 0) ³	18		ns
14	MS_SDIO input hold time for MS_SCLKO rising edge (RED bit = 0) ³	0		ns
15	MS _SDIO input setup time for MS_SCLKO falling edge (RED bit = $1)^4$	23		ns
16	MS _SDIO input hold time for MS_SCLKO falling edge (RED bit = 1) ⁴	Ω		ns

Table 32. MSHC Signal Timing Parameter Table (Continued)

1. Loading capacitor condition is less than or equal to 30pF.

2. An external resistor (100 \sim 200 ohm) should be inserted in series to provide current control on the MS_SDIO pin, because of a possibility of signal conflict between the MS_SDIO pin and Memory Stick SDIO pin when the pin direction changes.

- 3. If the MSC2[RED] bit = 0, MSHC samples MS_SDIO input data at MS_SCLKO rising edge.
- 4. If the MSC2[RED] bit = 1, MSHC samples MS_SDIO input data at MS_SCLKO falling edge.

3.16 Pulse-Width Modulator

The PWM can be programmed to select one of two clock signals as its source frequency. The selected clock signal is passed through a divider and a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external pin.

Figure 56. PWM Output Timing Diagram

Ref No.	Parameter		$1.8V + - 0.10V$ $3.0V +/- 0.30V$		Unit	
		Minimum	Maximum	Minimum	Maximum	
	System CLK frequency ¹	0	87	0	100	MHz
2a	Clock high time ¹	3.3	-	5/10		ns
2 _b	Clock low time ¹	7.5		5/10		ns
За	Clock fall time ¹		5		5/10	ns
3b	Clock rise time ¹		6.67		5/10	ns

Table 33. PWM Output Timing Parameter Table

1. C_L of PWMO = 30 pF

3.17 SDRAM Memory Controller

A write to an address within the memory region initiates the program sequence. The first command issued to the SyncFlash is Load Command Register. A [7:0] determine which operation the command performs. For this write setup operation, an address of 0x40 is hardware generated. The bank and other address lines are driven with the address to be programmed. The next command is Active which registers the row address and confirms the bank address. The third command supplies the column address, re-confirms the bank address, and supplies the data to be written. SyncFlash does not support burst writes, therefore a Burst Terminate command is not required.

A read to the memory region initiates the status read sequence. The first command issued to the SyncFlash is the Load Command Register with A [7:0] set to 0x70 which corresponds to the Read Status Register operation. The bank and other address lines are driven to the selected address. The second command is Active which sets up the status register read. The bank and row addresses are driven during this command. The third command of the triplet is Read. Bank and column addresses are driven on the address bus during this command. Data is returned from memory on the low order 8 data bits following the CAS latency.

Figure 57. SDRAM/SyncFlash Read Cycle Timing Diagram

Table 34. SDRAM Timing Parameter Table (Continued)

1. t_{RCD} = SDRAM clock cycle time. The t_{RCD} setting can be found in the MC9328MX1 reference manual.

Specifications

Figure 58. SDRAM/SyncFlash Write Cycle Timing Diagram

Ref No.	Parameter	1.8V		3.3V		Unit
		Minimum	Maximum	Minimum	Maximum	
1	SDRAM clock high-level width	2.67		4		ns
$\overline{2}$	SDRAM clock low-level width	6		4		ns
3	SDRAM clock cycle time	10.4		10		ns
4	Address setup time	3.42		3		ns
5	Address hold time	2.28		\overline{c}		ns
6	Precharge cycle period ¹	t_{RP}^2		t_{RP}^2		ns
$\overline{7}$	Active to read/write command delay	t_{RCD}^2		t_{RCD}^2		ns
8	Data setup time	4.0		\overline{c}		ns

Table 35. SDRAM Write Timing Parameter Table

Table 35. SDRAM Write Timing Parameter Table (Continued)

1. Precharge cycle timing is included in the write timing diagram.

2. t_{RP} and t_{RCD} = SDRAM clock cycle time. These settings can be found in the MC9328MX1 reference manual.

Table 36. SDRAM Refresh Timing Parameter Table (Continued)

1. t_{RP} and t_{RC} = SDRAM clock cycle time. These settings can be found in the MC9328MX1 reference manual.

3.18 USB Device Port

Four types of data transfer modes exist for the USB module: control transfers, bulk transfers, isochronous transfers, and interrupt transfers. From the perspective of the USB module, the interrupt transfer type is identical to the bulk data transfer mode, and no additional hardware is supplied to support it. This section covers the transfer modes and how they work from the ground up.

Data moves across the USB in packets. Groups of packets are combined to form data transfers. The same packet transfer mechanism applies to bulk, interrupt, and control transfers. Isochronous data is also moved in the form of packets, however, because isochronous pipes are given a fixed portion of the USB bandwidth at all times, there is no end-of-transfer.

Figure 62. USB Device Timing Diagram for Data Transfer from USB Transceiver (RX)

3.19 I2C Module

The I²C communication protocol consists of seven elements: START, Data Source/Recipient, Data Direction, Slave Acknowledge, Data, Data Acknowledge, and STOP.

Figure 63. Definition of Bus Timing for I2C

Ref No.	Parameter	$1.8V +/- 0.10V$		$3.0V +/- 0.30V$		Unit
		Minimum	Maximum	Minimum	Maximum	
1	Hold time (repeated) START condition	182		160		ns
\mathcal{P}	Data hold time	0	171	0	150	ns
3	Data setup time	11.4		10		ns
$\overline{4}$	HIGH period of the SCL clock	80		120		ns
5	LOW period of the SCL clock	480		320		ns
6	Setup time for STOP condition	182.4		160		ns

Table 39. I2C Bus Timing Parameter Table

3.20 Synchronous Serial Interface

The MC9328MX1 processor contains two identical SSI modules. The transmit and receive sections of the SSI can be synchronous or asynchronous. In synchronous mode, the transmitter and the receiver use a common clock and frame synchronization signal. In asynchronous mode, the transmitter and receiver each have their own clock and frame synchronization signals. Continuous or gated clock mode can be selected. In continuous mode, the clock runs continuously. In gated clock mode, the clock functions only during transmission. The internal and external clock timing diagrams are shown in [Figure 65](#page-79-0) through [Figure 67](#page-80-0) [on page 81](#page-80-0).

Normal or network mode can also be selected. In normal mode, the SSI functions with one data word of I/O per frame. In network mode, a frame can contain between 2 and 32 data words. Network mode is typically used in star or ring-time division multiplex networks with other processors or codecs, allowing interface to time division multiplexed networks without additional logic. Use of the gated clock is not allowed in network mode. These distinctions result in the basic operating modes that allow the SSI to communicate with a wide variety of devices.

Note: SRXD input in synchronous mode only.

Figure 65. SSI Receiver Internal Clock Timing Diagram

Note: SRXD Input in Synchronous mode only.

Figure 66. SSI Transmitter External Clock Timing Diagram

Figure 67. SSI Receiver External Clock Timing Diagram

Ref No.	Parameter	$1.8V + - 0.10V$		$3.0V + - 0.30V$		Unit		
		Minimum	Maximum	Minimum	Maximum			
Internal Clock Operation ¹ (Port C Primary Function) ²								
	STCK/SRCK clock period ¹	95		83.3		ns		
\overline{c}	STCK high to STFS (bl) high ³	1.5	4.5	1.3	3.9	ns		
3	SRCK high to SRFS (bl) high ³	-1.2	-1.7	-1.1	-1.5	ns		

Table 40. SSI 1 Timing Parameter Table

Table 40. SSI 1 Timing Parameter Table (Continued)

Table 40. SSI 1 Timing Parameter Table (Continued)

1. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.

2. There are 2 sets of I/O signals for the SSI module. They are from Port C primary function (PC3 – PC8) and Port B alternate function (PB14 – PB19). When SSI signals are configured as outputs, they can be viewed both at Port C primary function and Port B alternate function. When SSI signals are configured as input, the SSI module selects the input based on status of the FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary function.

3. bl = bit length; $wl = word length$.

Table 41. SSI 2 Timing Parameter Table (Continued)

Table 41. SSI 2 Timing Parameter Table (Continued)

1. All the timings for both SSI modules are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.

2. There is one set of I/O signals for the SSI2 module. They are from Port C alternate function (PC19 – PC24). When SSI signals are configured as outputs, they can be viewed at Port C alternate function a. When SSI signals are configured as inputs, the SSI module selects the input based on FMCR register bits in the Clock controller module (CRM). By default, the input is selected from Port C alternate function.

3. bl = bit length; $wl = word length$

3.21 CMOS Sensor Interface

The CSI module consists of a control register to configure the interface timing, a control register for statistic data generation, a status register, interface logic, a 32×32 image data receive FIFO, and a 16×32 statistic data FIFO.

3.21.1 Gated Clock Mode

[Figure 68](#page-85-0) shows the timing diagram when the CMOS sensor output data is configured for negative edge and the CSI is programmed to received data on the positive edge. [Figure 69 on page 87](#page-86-0) shows the timing diagram when the CMOS sensor output data is configured for positive edge and the CSI is programmed to received data in negative edge. The parameters for the timing diagrams are listed in [Table 42 on page 87](#page-86-1).

Figure 68. Sensor Output Data on Pixel Clock Falling Edge CSI Latches Data on Pixel Clock Rising Edge

The limitation on pixel clock rise time / fall time are not specified. It should be calculated from the hold time and setup time, according to:

Rising-edge latch data

max rise time allowed $=$ (positive duty cycle - hold time) max fall time allowed $=$ (negative duty cycle - setup time)

In most of case, duty cycle is 50 / 50, therefore

max rise time = (period $/2$ - hold time) max fall time $=$ (period $/2$ - setup time)

For example: Given pixel clock period = 10ns, duty cycle = $50 / 50$, hold time = 1ns, setup time = 1ns.

positive duty cycle = $10 / 2 = 5$ ns \Rightarrow max rise time allowed = 5 - 1 = 4ns

negative duty cycle = $10 / 2 = 5$ ns \Rightarrow max fall time allowed = 5 - 1 = 4ns

Falling-edge latch data

max fall time allowed $=$ (negative duty cycle - hold time) max rise time allowed $=$ (positive duty cycle - setup time)

3.21.2 Non-Gated Clock Mode

[Figure 70](#page-87-0) shows the timing diagram when the CMOS sensor output data is configured for negative edge and the CSI is programmed to received data on the positive edge. [Figure 71 on page 89](#page-88-0) shows the timing diagram when the CMOS sensor output data is configured for positive edge and the CSI is programmed to received data in negative edge. The parameters for the timing diagrams are listed in [Table 43 on page 89](#page-88-1).

Figure 70. Sensor Output Data on Pixel Clock Falling Edge CSI Latches Data on Pixel Clock Rising Edge

The limitation on pixel clock rise time / fall time are not specified. It should be calculated from the hold time and setup time, according to:

max rise time allowed $=$ (positive duty cycle - hold time) max fall time allowed $=$ (negative duty cycle - setup time)

In most of case, duty cycle is 50 / 50, therefore:

max rise time = (period $/2$ - hold time) max fall time = (period $/2$ - setup time)

For example: Given pixel clock period = 10ns, duty cycle = $50 / 50$, hold time = 1ns, setup time = 1ns.

positive duty cycle = $10 / 2 = 5$ ns \Rightarrow max rise time allowed = 5 - 1 = 4ns negative duty cycle = $10 / 2 = 5$ ns \Rightarrow max fall time allowed = 5 - 1 = 4ns

Falling-edge latch data

max fall time allowed = (negative duty cycle - hold time) max rise time allowed = (positive duty cycle - setup time)

4 Pin-Out and Package Information

Table 44. MC9328MX1 BGA Pin Assignments

MC9328MX1 Advance Information **MC9328MX1 Advance Information**

 \top

┯

┯

┯

Table 44. MC9328MX1 BGA Pin Assignments (Continued)

 \top

 \top

┰

 \blacksquare

- 11

4.1 MAPBGA Package Dimensions

[Figure 72](#page-92-0) illustrates the MAPBGA 14 mm \times 14 mm \times 1.30 mm package, which has 0.8 mm spacing between the pads. The device designator for the MAPBGA package is VH.

Figure 72. MC9328MX1 MAPBGA Mechanical Drawing

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

http://www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. All other product or service names are the property of their respective owners. The ARM POWERED logo is the registered trademarks of ARM Limited. ARM9, ARM920T, and ARM9TDMI are the trademarks of ARM Limited.

Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2003

MC9328MX1/D