


**SN54HCT564, SN74HCT564  
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS**

D2804, MARCH 1984—REVISED SEPTEMBER 1987

- Inputs are TTL-Voltage Compatible
- High-Current 3-State Output Drive Bus-Lines Directly or Up to 15 LSTTL Loads
- Bus-Structured Pinout
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54HCT564 . . . J PACKAGE  
SN74HCT564 . . . DW OR N PACKAGE  
(TOP VIEW)



T-46-07-11

2

HCMOS Devices

**description**

These 8-bit registers feature three-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight-bit edge-triggered D-type flip-flops enter data on the low-to-high transition of the clock.

An output-control ( $\overline{OC}$ ) input can be used to place the eight outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HCT564 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HCT564 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

SN54HCT564 . . . FK PACKAGE  
(TOP VIEW)



**logic symbol†**



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**FUNCTION TABLE  
(EACH FLIP-FLOP)**

INPUTS			OUTPUT
$\overline{OC}$	CLK	D	$\overline{Q}$
L	↑	H	L
L	↑	L	H
L	L	X	$\overline{Q}_0$
H	X	X	Z

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1984, Texas Instruments Incorporated

2-497

SN54HCT564, SN74HCT564  
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

T-46-07-11

logic diagram (positive logic)



2

HCMOS Devices

**SN54HCT564, SN74HCT564**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS**

T-46-07-11

**absolute maximum ratings over operating free-air temperature†**

Supply voltage, VCC .....	-0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) .....	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	±20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±35 mA
Continuous current through VCC or GND pins .....	±70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package .....	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or N package .....	260°C
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

	SN54HCT564			SN74HCT564			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub> High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			2			V
V <sub>IL</sub> Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			0			V
V <sub>I</sub> Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub> Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
t <sub>f</sub> Input transition (rise and fall) times	0			500			ns
T <sub>A</sub> Operating free-air temperature	-55			125			°C

**2**  
**HCMOS Devices**

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C				UNIT
			MIN	TYP	MAX	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499	4.4	4.4	V
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OH</sub> = -8 mA	4.5 V	3.98	4.30	3.7	3.84	
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = 20 μA	4.5 V	0.001		0.1	0.1	V
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OL</sub> = 8 mA	4.5 V	0.17	0.28	0.4	0.33	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0	5.5 V	±0.1	±100	±1000	±1000	nA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or 0	5.5 V	±0.01	±0.5	±10	±5	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	5.5 V	8		160	80	μA
ΔI <sub>CC</sub> †	One input at 0.5 V or 2.4 V Other inputs at 0 V or V <sub>CC</sub>	5.5 V	1.4	2.4	3	2.9	mA
C <sub>i</sub>		4.5 to 5.5 V	3	10	10	10	pF

† This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**SN54HCT564, SN74HCT564**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS**

T-46-07-11

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	V <sub>CC</sub>	T <sub>A</sub> = 25°C		SN54HCT564		SN74HCT564		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub> Clock frequency	4.5 V 5.5 V	0 0	31 36	21 23		25 28		MHz
t <sub>w</sub> Pulse duration, CLK high or low	4.5 V 5.5 V	18 14		24 22		20 18		ns
t <sub>su</sub> Setup time, data before CLK†	4.5 V 5.5 V	20 17		30 27		25 23		ns
t <sub>h</sub> Hold time, data after CLK†	4.5 V 5.5 V	5 5		5 5		5 5		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C<sub>L</sub> = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HCT564		SN74HCT564		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			4.5 V 5.5 V	31 36	36 40		21 23	25 28		MHz	
t <sub>pd</sub>	CLK	Any $\bar{Q}$	4.5 V 5.5 V		18 16	36 32		54 48	45 41		ns
t <sub>en</sub>	$\bar{OC}$	Any $\bar{Q}$	4.5 V 5.5 V		14 10	30 27		45 41	38 34		ns
t <sub>dis</sub>	$\bar{OC}$	Any $\bar{Q}$	4.5 V 5.5 V		22 20	30 27		45 41	38 34		ns
t <sub>t</sub>		Any $\bar{Q}$	4.5 V 5.5 V		10 9	12 11		18 16	15 14		ns

C <sub>pd</sub>	Power dissipation capacitance per flip-flop	No load, T <sub>A</sub> = 25°C	93 pF typ
-----------------	---------------------------------------------	--------------------------------	-----------

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C<sub>L</sub> = 150 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HCT564		SN74HCT564		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	CLK	Any $\bar{Q}$	4.5 V 5.5 V		38 36	53 47		80 71	66 60		ns
t <sub>en</sub>	$\bar{OC}$	Any $\bar{Q}$	4.5 V 5.5 V		30 27	47 39		71 59	59 49		ns
t <sub>t</sub>		Any $\bar{Q}$	4.5 V 5.5 V		18 16	42 38		63 57	53 48		ns

Note 1: Load circuits and voltage waveforms are shown in Section 1.