

# ZL30301 **Timing over Packet (ToP) Technology**

Data Sheet

## **Features**

- Recovers and transmits network synchronization over Ethernet, IP and MPLS Networks
- Output clocks meet ITU-T G.823 and G.824 traffic interface specifications, and ANSI T1.403 timing requirements
- Fully configurable, enabling performance to be tailored to application and network requirements
- Generates outgoing packet reference locked to the TS\_CLKi electrical reference clock
- Recovers up to 4 independent clock frequencies from packet streams, in the frequency range 1.544 MHz to 10 MHz
- Average frequency accuracy better than  $\pm$  15 ppb
- Supports Master, Slave and Repeater modes of operation
- Supports user defined timing recovery algorithms
- Dual configurable packet interface:
	- Two MII interfaces
	- One MII and one GMII/TBI
- Flexible 32 bit host CPU interface (Motorola PowerQUICC<sup>TM</sup> 1 and 2 compatible)

September 2005

## **Ordering Information** ZL30301GAG 324 PBGA Trays **-40°C to +85°C**

- Flexible classification of incoming packets at layers 2, 3, 4 and 5
- Flexible, multi-protocol packet encapsulation, with support for Ethernet, VLAN, IPv4/6, MPLS, L2TPv3, UDP and RTP
- JTAG (IEEE 1149) boundary-scan interface

# **Applications**

- GSM, UMTS air interface synchronization over a packet network
- Circuit Emulation Service over Packets (CESoP), TDM over IP (TDMoIP)
- IP-PBX
- VoIP Gateways
- Video Conferencing
- Broadband Video Distribution



<span id="page-0-0"></span>

# **Table of Contents**



# **Table of Contents**



# **List of Figures**



# **List of Tables**



# <span id="page-6-0"></span>**1.0 Description**

Network infrastructures are gradually converging onto an asynchronous packet-based architecture. With this convergence, there are an increasing number of synchronous applications that require accurate timing to be distributed over the packet network. Examples of precision timing sensitive applications that need to transport synchronization over asynchronous packet networks include transport of TDM over packet networks, connections to 2 G and 3 G wireless base stations, Voice over IP, IP PBXs, videoconferencing and broadband video.

Zarlink's Timing over Packet (ToP) technology enables accurate timing and synchronization to be distributed across an asynchronous packet network. This patent-pending technology is implemented in the ZL3030x family of devices, which in combination with the line card microprocessor provide a complete solution for high performance clock synchronization over an asynchronous packet network. The family supports synchronization transfer across both layer 2 and layer 3 networks, using a range of standard protocols including Ethernet, VLAN, MPLS, IP, L2TPv3, UDP and RTP.

The ZL30301 recovers up to 4 independent clocks that are locked to 4 independent references. It receives synchronization information in the form of numbered and time-stamped packets, whose arrival time is crossreferenced to the local clock source. This information is transmitted to the microprocessor, which in turn controls synthesis of the recovered clock.

The ZL30301 algorithm continuously tracks the frequency offset (phase drift) between the clocks located at the master and the slave nodes connected via the packet switched network. This algorithm is tolerant of packet delay variation caused by packet queuing; the precision of the timing recovery depends on statistical properties of the propagation delay of timing packets through the network.

The device is highly configurable to ensure that in the presence of jitter and wander of the reference signals, and short network interruptions, the generated clocks meet the appropriate international standards.

The ZL30301 is designed to maintain average frequency accuracy better than +/-15 ppb with a Stratum 3 quality TCXO system clock and it is tolerant of packet network impairments. However network effects, and the behavior of the sending side of the synchronization link can degrade clock frequency accuracy.

In the event of a failure in the packet network, or the advent of severe congestion preventing or seriously delaying the delivery of timing packets, the ZL30301 will put the recovered clocks into holdover until the flow of timing packets is restored. When the device is in holdover mode the drift of the system clock directly affects the accuracy of the holdover.

The ZL30301 provides the JTAG (Joint Test Action Group) interface.

# <span id="page-6-1"></span>**2.0 Physical Specification**

The package for the ZL30301 is a 324-ball PBGA.

#### **Features:**

- Body Size: 23 mm x 23 mm (typ)
- Ball Count: 324
- Ball Pitch: 1.00 mm (typ)
- Ball Matrix: 22 x 22
- Ball Diameter: 0.60 mm (typ)
- Total Package Thickness: 2.03 mm (typ)



ZL30301 Package view from TOP side. Note that ball A1 is non-chamfered corner.

<span id="page-7-0"></span>**Figure 2 - ZL30301 Package View and Ball Positions**



<span id="page-8-0"></span>**Table 1 - ZL30301 Ball Signal Assignment**







**Table 1 - ZL30301 Ball Signal Assignment (continued)**



**Table 1 - ZL30301 Ball Signal Assignment (continued)**







**Table 1 - ZL30301 Ball Signal Assignment (continued)**



**Table 1 - ZL30301 Ball Signal Assignment (continued)**





#### **Table 1 - ZL30301 Ball Signal Assignment (continued)**

NC - Not Connected - leave open circuit. IC - Internally Connected - leave open circuit. IC\_GND - Internally Connected - tie to ground

IC\_VDD\_IO - Internally Connected - tie to VDD\_IO

CON\_L2 - connect to ball L2 CON\_L3 - connect to ball L3

**Table 1 - ZL30301 Ball Signal Assignment (continued)**

# <span id="page-11-0"></span>**3.0 External Interface Description**

The following key applies to all tables:

- I Input
- O Output
- D Internal 100 kΩ pull-down resistor present
- U Internal 100 kΩ pull-up resistor present
- T Tri-state Output

### <span id="page-11-1"></span>**3.1 Clock Interface**

All Clock Interface signals are 5 V tolerant.

All Clock Interface outputs are high impedance while System Reset is LOW.

All Clock Interface inputs have internal pull-down resistors so they can be safely left unconnected if not used.



<span id="page-11-2"></span>



#### **Table 2 - Clock Interface Pin Definition**

Note: All Clock Interface inputs have internal pull-down resistors so they can be safely left unconnected if not used.

### <span id="page-12-0"></span>**3.2 Packet Interfaces**

The ZL30301 packet interface features either 2 MII interfaces, or 1 MII and 1 GMII interfaces, or 1 MII and 1 TBI (1000 Mbps) interfaces. The TBI interface is a PCS interface supported by an integrated 1000BASE-X PCS module.

Data for all three types of packet switching is based on Specification IEEE Std. 802.3 - 2000. Only Port 0 has the 1000 Mbps capability necessary for the GMII/TBI interface.

Table 3 maps the signal pins used in the MII interface to those used in the GMII and TBI interface. Table 4 through [Table 6](#page-15-0) show all the pins and their related package balls, based on the GMII/MII configuration.

All Packet Interface signals are 5 V tolerant, and all outputs are high impedance while System Reset is LOW.



#### **Table 3 - Packet Interface Signal Mapping - MII to GMII/TBI**

<span id="page-12-1"></span>Note: M*n* can be either M0 or M1 for ZL30301.





<span id="page-13-0"></span>

# <span id="page-13-1"></span>**Table 5 - MII Port 0 Interface Package Ball Definition**

![](_page_14_Picture_188.jpeg)

![](_page_14_Picture_189.jpeg)

![](_page_15_Picture_174.jpeg)

**Table 5 - MII Port 0 Interface Package Ball Definition (continued)**

![](_page_15_Picture_175.jpeg)

<span id="page-15-0"></span>![](_page_15_Picture_176.jpeg)

![](_page_16_Picture_148.jpeg)

**Table 6 - MII Port 1 Interface Package Ball Definition (continued)**

# <span id="page-17-0"></span>**3.3 CPU Interface**

All CPU Interface signals are 5 V tolerant.

All CPU Interface outputs are high impedance while System Reset is LOW.

![](_page_17_Picture_201.jpeg)

<span id="page-17-1"></span>![](_page_17_Picture_202.jpeg)

![](_page_18_Picture_170.jpeg)

![](_page_18_Picture_171.jpeg)

![](_page_19_Picture_134.jpeg)

**Table 7 - CPU Interface Package Ball Definition (continued)**

### <span id="page-19-0"></span>**3.4 System Function Interface**

All System Function Interface signals are 5 V tolerant.

The core of the chip will be held in reset for 16383 SYSTEM\_CLK cycles after SYSTEM\_RST has gone HIGH to allow the PLL's to lock.

![](_page_19_Picture_135.jpeg)

<span id="page-19-1"></span>![](_page_19_Picture_136.jpeg)

# <span id="page-20-0"></span>**3.5 Test Facilities**

# <span id="page-20-1"></span>**3.5.1 Administration, Control and Test Interface**

All Administration, Control and Test Interface signals are 5 V tolerant.

![](_page_20_Picture_157.jpeg)

### **Table 9 - Administration/Control Interface Package Ball Definition**

### <span id="page-20-3"></span><span id="page-20-2"></span>**3.5.2 JTAG Interface**

All JTAG Interface signals are 5 V tolerant, and conform to the requirements of IEEE1149.1 (2001).

![](_page_20_Picture_158.jpeg)

<span id="page-20-4"></span>**Table 10 - JTAG Interface Package Ball Definition**

# <span id="page-21-0"></span>**3.6 Miscellaneous Inputs**

The following unused inputs must be tied low or high as appropriate.

![](_page_21_Picture_148.jpeg)

# **Table 11 - Miscellaneous Inputs Package Ball Definitions**

#### <span id="page-21-2"></span><span id="page-21-1"></span>**3.7 Power and Ground Connections**

![](_page_21_Picture_149.jpeg)

<span id="page-21-3"></span>**Table 12 - Power and Ground Package Ball Definition**

# <span id="page-22-0"></span>**3.8 Internal Connections**

![](_page_22_Picture_151.jpeg)

The following pins are connected internally, and must be left open circuit.

### **Table 13 - Internal Connections Package Ball Definitions**

<span id="page-22-3"></span>The following pins must be connected together.

![](_page_22_Picture_152.jpeg)

**Table 14 - Internal Connections Package Ball Definitions**

### <span id="page-22-4"></span><span id="page-22-1"></span>**3.9 No Connections**

The following pins are not connected internally, and should be left open circuit.

![](_page_22_Picture_153.jpeg)

### **Table 15 - Miscellaneous Inputs Package Ball Definitions**

### <span id="page-22-5"></span><span id="page-22-2"></span>**3.10 Device ID**

<span id="page-22-6"></span>![](_page_22_Picture_154.jpeg)

#### **Table 16 - Device ID Ball Definition**

# <span id="page-23-0"></span>**4.0 Typical Applications**

Many carriers are now beginning the process of moving their networks over to a packet-based structure. This breaks the circuit-switched nature of the telecommunications network, and divorces the delivery of data from the delivery of timing and synchronization. However, there are many applications which still require accurate timing and synchronization, including:

- Circuit Emulation Service over packets, TDM over IP
- GSM, UMTS air interface synchronization over a packet network
- IP-PBX
- VoIP Gateways
- Video Conferencing
- Broadband Video Distribution

### <span id="page-23-1"></span>**4.1 Edge of the PSN**

There are a wide variety of applications and equipment that require synchronization, whether for voice, video or data. [Figure 3](#page-23-2) is a representation of a few different situations where synchronization from a PRS (primary reference source) is required to be carried across a packet network to its outer edges. At the PRS a ZL30301 is used to encode timing information. This timing is routed through the packet network to the boundaries at the outer edges of the PSN (packet-switched network). At the edge of the PSN another ZL30301 is used to regenerate or recover the timing.

![](_page_23_Figure_12.jpeg)

<span id="page-23-2"></span>**Figure 3 - Edge of the PSN**

Unlike VoIP, fax and modem connections are not tolerant of buffer slips or a large number of data errors. A ZL30301 is used to synchronize the fax/modem inter-working functions to ensure no buffer slips.

A second application is legacy PBX support. Using TDM pseudo-wires or Circuit Emulation Services over Packet (CESoP) the T1/E1 interface trunk to the PBX may be carried across a PSN. A ZL30301 may be used in this case to synchronize both ends of the CESoP connection to ensure the T1/E1 line meets the required ITU-T and ANSI timing and synchronization specifications.

A third application is for VoIP. Traditionally VoIP did not put much emphasis on timing and synchronization in the gateway. It is becoming more important, for good voice quality, to reduce buffer slips by synchronizing the VoIP gateway. A ZL30301 is a perfect fit here, as well.

### <span id="page-24-0"></span>**4.2 Wireless Access Applications**

Traditionally within the UMTS Terrestrial Radio Access Network the Node B (basestation) is connected to the Radio Network Controller (RNC) through a T1/E1 link. The remote base stations must remain synchronized to the network, and synchronization is also derived from the T1/E1 link. When this link is replaced by a packet network, an alternative means of synchronization must be provided. Current generation wireless base stations often meet synchronization requirements through GPS clocks when PRS traceable network references are not available.

The ZL30301 can replace expensive parts such as GPS, distributing the clock over the packet network from the RNC. The transmit frequency must be maintained at a highly reliable frequency, within +/- 15 ppb from the master clock. This is because the clock is used to generate the radio signals for the air interface, and frequency deviations will cause interference with adjacent cell sites. The master clock can be distributed to the wireless network to maintain all nodes in complete synchronicity. Figure 2 depicts an example of such Wireless Infrastructure.

![](_page_24_Figure_8.jpeg)

<span id="page-24-1"></span>**Figure 4 - Example of Wireless Infrastructure**

# <span id="page-25-0"></span>**5.0 Functional Description**

# <span id="page-25-1"></span>**5.1 Modes of Operation**

The ZL30301 can operate in three primary modes:

- as a timing master
- as a timing slave
- as a timing repeater

Figure 5 shows an application diagram of the ZL30301 operating in Master, Slave or in a Timing Repeater Mode.

![](_page_25_Figure_9.jpeg)

**Figure 5 - ZL30301 Operating Modes**

# <span id="page-25-3"></span><span id="page-25-2"></span>**5.1.1 Master Mode of Operation**

The ZL30301 is capable of transmitting network synchronization over Ethernet, IP and MPLS Networks. It may generate streams of packets in the required format, referenced to a master clock in the frequency range 1.544 MHz to 10 MHz. These packets may be either broadcast to all devices in the network, multicast to a number of selected devices (i.e., those in the addressed multicast group), or unicast to up to five separate slave devices. In unicast mode, the connections can be differentiated by address or port number, e.g., IP destination address (Unicast or Multicast), MPLS inner label, UDP port number, VLAN ID, etc.

The master reference clock is connected to the timestamp input, TS\_CLKi. All outgoing timing packets are timestamped from this clock. TS CLKi accepts clocks from 1.544 MHz up to 10 MHz, but for better resolution the higher clock rates are recommended.

In master operation, the DCOs are used to govern the rate of the packet streams. Therefore the DCO outputs need to be looped back into clock inputs of the device as follows: CLKo[0] into CLKi[0], CLKo[1] into CLKi[1], CLKo[2] into CLKi[2], and CLKo[3] into CLKi[3] (see [Figure 6](#page-26-1)). Note that a further DCO is available internally to the device, to drive the fifth unicast packet stream. Typical packet rates are in the range 30 - 100 packets per second.

![](_page_26_Figure_2.jpeg)

**Figure 6 - ZL30301 Master Mode**

# <span id="page-26-1"></span><span id="page-26-0"></span>**5.1.2 Slave Mode of Operation**

In slave mode, the ZL30301 can recover up to 4 independent clocks locked to 4 separate master clocks in the frequency range 1.544 MHz to 10 MHz. This may be utilized as part of a redundancy strategy, to minimize the effect of failure of a master clock or its distribution path. It is designed to maintain average frequency accuracy better than +/-15 ppb with a Stratum 3 quality TCXO system clock and it is tolerant of packet network impairments. However network effects, and the behavior of the sending side of the synchronization link can degrade clock frequency accuracy.

The device is able to recover clocks from packet streams encoded in any of the following standardized formats:

- 1. "Timing over Packet" (ToP) streams with the packet header format Ethernet/IP/UDP/RTP<sup>1</sup>.
- 2. Standard CES data streams in one of the following formats:
	- ITU-T Recommendation Y.1413, March 2004
	- IETF, draft-ietf-pwe3-satop-02, work in progress, July 2005
	- IETF, draft-ietf-pwe3-cesopsn-03, work in progress, July 2005
	- IETF, draft-iettf-pwe3-tdmoip-03, work in progress, February 2005 (unstructured data transfer only)
	- Metro Ethernet Forum, MEF 8, November 2004
	- MPLS Forum, MFA 8.0.0, November 2004

<sup>1.</sup> Format could also be Ethernet/IP/L2TP/RTP, or Ethernet/MPLS/MPLS/RTP to suit different types of packet switched networks.

One of the following methods is used to recover the clock. These methods are described in [Section 5.3](#page-28-1):

- Adaptive clock recovery based on RTP timestamp (standard method for ToP streams)
- Adaptive clock recovery based on sequence number (used for CES data streams where there may not be a timestamp. Since the packets are constant length, an effective timestamp is calculated based on the sequence number and the length of the constant-bit-rate payload)
- Differential clock recovery based on RTP timestamp (used for CES data streams where a timestamp is provided relative to a known reference clock which is available at both master and slave devices)

### <span id="page-27-0"></span>**5.1.3 Timing Repeater Mode of Operation**

The ZL30301 can also function as a timing repeater. This feature is very useful if there is a need for the synchronization information to be transmitted over a large network. Not only is the volume of timing packets reduced around the timing master device, reducing congestion, but the quality of the recovered clock is improved by breaking the trail through the packet network into two shorter segments.

For example, in [Figure 5,](#page-25-3) at the repeater node the ZL30301 will work as a slave node for the Network 1 and as a master node for the Network 2. The device is simultaneously operates in both Master and Slave modes to achieve the repeater function. [Figure 7](#page-27-1) shows the detailed connection for the ZL30301 operating in Repeater Timing mode. CLKo[0] is the clock recovered from the incoming packet stream. This is used to timestamp the outgoing packets sent to the subsequent slave devices. CLKo[1] - CLKo[3] are used to control the rate of the outgoing packet streams.

![](_page_27_Figure_9.jpeg)

<span id="page-27-1"></span>**Figure 7 - ZL30301 Timing Repeater Mode**

## <span id="page-28-0"></span>**5.2 Timing Redundancy**

The ZL30301 can recover clocks from up to four separate packet timing sources. The on-chip multiplexer can be used to select the required clock, routing this to the common "EXT\_CLKo\_REF" pin. There is also a second internal multiplexer which can select the clock to be used as the timestamp source in the case of a repeater function.

Various statistics on the status or the quality of the recovered clocks are available on which to base the choice of clock (see [Section 5.7](#page-36-0)). However, it should be noted that a phase transient may be generated when switching over between recovered clocks. An external PLL with hitless reference switching should be used if it is important to avoid the phase hit.

## <span id="page-28-1"></span>**5.3 Clock Recovery**

The ZL30301 supports clock recovery from up to four individual timing packet streams. There are two clock recovery schemes which can employed, depending on the availability of a common reference clock at both master and slave nodes - adaptive and differential. In some applications these schemes may be used in combination, where a ToP stream itself is used to distribute the common reference clock to the slave node. The clock recovery algorithm is performed by software in the external processor, with support from on-chip hardware to gather the required statistics.

### <span id="page-28-2"></span>**5.3.1 Adaptive Clock Recovery**

For applications where there is no common reference clock available at both master and slave nodes, an adaptive clock recovery technique is used. This infers the clock rate of the original service clock from information about the arrival times of the timing packets at the slave, and the original launch times of the timing packets from the master. The advantage of this scheme is that there is no need for a common reference clock at both end of the network.

Typical adaptive clock recovery algorithms use averaging to calculate the frequency of the original clock source. However, low frequency variations in the delay of packets through the network may be fed through as wander in the recovered clock. Zarlink has developed a superior method of adaptive clock recovery using patent-pending algorithms and heuristics to overcome the issue, and identify other disruptive events seen in typical packet networks.

![](_page_29_Figure_2.jpeg)

**Figure 8 - Adaptive Clock Recovery**

<span id="page-29-0"></span>Incoming data traffic on the packet interface is received by the MACs, and forwarded to the packet classifier to determine the destination. Those packets identified as timing packets are timestamped on arrival, and this is compared to the timestamp data in the received packet. Where there is no explicit timestamp in the packet (such as in the case of CES data streams), an "effective timestamp" from the sequence number may be calculated, provided the packets are generated at a known, stable and unchanging rate. For CES data packets this is normally the case, since they are made up of a fixed number of bits from a constant-bit-rate data stream.

The host processor filters the results to determine the frequency and phase of the master time-stamping clock, and to compare it to the frequency of the recovered clock. The filtering uses Zarlink's patent-pending intelligent algorithms and heuristics to take into account any disruptive events in the packet network such as changes in routing, congestion and packet loss. It is also able to compensate for long-term changes in packet delay variation, such as may be exhibited by change in network usage patterns over a 24 hour period. The output of the filter is used to control the frequency of the output clock, which is generated using Zarlink's precision, low-jitter DCO technology.

The algorithm follows a simple state-machine design, shown in [Figure 9.](#page-30-1) When the device starts up, the clock is in "free run" mode, and may be set to a pre-determined frequency. When it starts to receive timing packets, the algorithm will attempt to lock onto the stream of packets, and moves into the "acquiring" state. The "acquired" state is obtained when the device is locked to the frequency and phase of the source.

Should a network event compromise the delivery of timing packets such that the slave is not able to make a valid assessment of the master clock frequency or phase for a period of time, it will drop back to the "acquiring" state. During this period, it will cease updating the clock frequency to avoid making an adjustment based on bad information, and sending the clock out of specification. If it is still unable to make a good estimation of the master clock then it will move into the "holdover" mode, and generate an interrupt to indicate to the management system that it has lost lock to the master source.

The "holdover" state is typically entered for short durations while network is temporarily disrupted.While in holdover, the drift of the system clock directly affects the accuracy of the clock frequency. The device continues to monitor the incoming packets while in holdover, and on receipt of good packets will move back into the "acquiring" state and attempt to lock back onto the master clock source.

![](_page_30_Figure_2.jpeg)

**Figure 9 - Adaptive Clock Recovery State Machine**

# <span id="page-30-1"></span><span id="page-30-0"></span>**5.3.2 Differential Clock Recovery**

For applications where the wander characteristics of the recovered clock are very important, such as when an emulated circuit must be connected into the plesiochronous digital hierarchy (PDH), the ZL30301 also offers a differential clock recovery technique. This relies on having a common reference clock available at each provider edge point. [Figure 10](#page-31-1) illustrates this concept with a common Primary Reference Source (PRS) clock being present at both the source and destination equipment.

In a differential technique, the timing of the service clock is sent relative to the common reference clock. Since the same reference is available at the packet egress point and the packet size is fixed, the original service clock frequency can be recovered. This technique is unaffected by any low frequency components in the packet delay variation. The disadvantage is the requirement for a common reference clock at each end of the packet network.

![](_page_31_Figure_2.jpeg)

**Figure 10 - Differential Clock Recovery**

# <span id="page-31-1"></span><span id="page-31-0"></span>**5.3.3 Combination of Adaptive and Differential Clock Recovery**

It is possible to combine the two techniques to gain the advantages of differential recovery without the need for a common reference clock. In this scenario, the reference clock is distributed between the two (or more) nodes using the "ToP" adaptive technique, and then several further clocks may be recovered differentially by reference to it. [Figure 11](#page-32-0) shows how this works in practice.

An example of this kind of application is circuit emulation, where the central office reference may be distributed to several slave nodes, and the plesiochronous clocks associated with the TDM streams differentially encoded with respect to that reference (see [Figure 12](#page-32-1)). The advantage of this is that the single "ToP" stream may achieve much better quality than adaptive recovery from the circuit emulation streams. This is because the packet formation process is freed from the necessity to transport regular, constant bit rate data, and can be optimized for timing transfer only. The result is a more robust, reliable and accurate recovery of the reference clock.

![](_page_32_Figure_2.jpeg)

**Figure 11 - Combination of Adaptive and Differential Clock Recovery**

<span id="page-32-0"></span>![](_page_32_Figure_4.jpeg)

<span id="page-32-1"></span>![](_page_32_Figure_5.jpeg)

### <span id="page-33-0"></span>**5.4 Handling of Non-Timing Packets**

Typically, a ZL30301 sits as close as possible to the customer interface, to avoid degradation of timing through the customer LAN. The devices may be connected in one of three ways:

- 1. snoop mode
- 2. pass-through mode
- 3. standalone mode

### <span id="page-33-1"></span>**5.4.1 Snoop Mode**

This is where the device "listens" as packets fly past on the MII interface, ignoring all non-timing packets, as shown in [Figure 13](#page-33-3). Timing packets are passed to the clock synthesis function, and the embedded clocks recovered. This techniques is useful in a CES application, where packets are simultaneously passed to a CES interworking function to recover the data, while the timing is recovered by the ZL30301. The technique prevents any transmission by the ZL30301, and hence by implication, the use of a repeater stage.

![](_page_33_Figure_9.jpeg)

**Figure 13 - Snoop or Listen-only Mode**

# <span id="page-33-3"></span><span id="page-33-2"></span>**5.4.2 Pass-through Mode**

Pass-through mode is where the device forwards all non-timing packets onto the opposite packet interface (e.g. packets from MII1 to MII2 and vice versa). The devices on either side take care of any standard IP protocol control messages. This is the typical expected usage mode for the ZL30301 in slave and repeater applications.

In this mode, the device is situated as near the customer/provider interface as possible (see [Figure 14\)](#page-34-1), with one port connected to the service provider network, and the second port connected to the customer network (normally the customer's edge router or switch). All packets intended for the customer pass through the ZL30301 device. The ZL30301 classifies packets as they arrive to determine if they are timing packets or not. Timing packets are stripped out and processed, while all non-timing packets are forwarded to the customer edge router.

In the reverse direction, packets from the customer edge router into the network are forwarded straight on into the service provider network. Timing packets (such as those generated by a repeater function) may also be forwarded into the network.

![](_page_34_Figure_3.jpeg)

**Figure 14 - "Pass-Through" Mode**

### <span id="page-34-1"></span><span id="page-34-0"></span>**5.4.3 Standalone Mode**

In standalone mode, the ZL30301 is connected on its own port to a switch or router. For example, a standalone time-server or timing master device may use this configuration. The classifier must still identify timing packets for processing, but in this mode all non-timing packets are forwarded to the host CPU controlling the device. Packet forwarding may be done in two ways:

- via the ZL30301 CPU interface, using the DMA queues internal to the device
- forwarding non-timing packets to the second Ethernet port, and connecting this to the CPU's own Ethernet port

The second case is essentially identical to pass-through mode.

### <span id="page-35-0"></span>**5.5 Contribution of the Network and Local Oscillator on the Performance**

The ZL30301 uses a local oscillator to feed the system clock. The ZL30301 uses the system clock for internal operations and relies on the system clock during holdover of the recovered reference clock.

The precision of timing recovery depends on statistical properties of the propagation delay of timing packets through the network and the stability of the local oscillator. The precision timing recovery through a switched network depends on several factors, including:

- The accuracy and stability of the Local Oscillator
- The timing packet rate
- The delay profile of the timing packet stream This is in turn dependent on:
	- The length of the timing packet
	- The number of switches or routers in the network
	- The relative data load at the inter-switch links
	- The internal timing granularity of the switches or routers

The accuracy and stability of the regenerated clock at the slaves depends on the combination of the clock recovery methodology and the accuracy and stability of the LO's in the system. The stability of the LO at the slave determines the packet rate that is required to sample its wander fast enough. The target precision for the average frequency accuracy at the slave is within 15 parts per billion.

The performance that the ZL30301 achieves is dependent of the network that connects the master to the slave nodes. A sustained high network load affects the ZL30301 performance. The packet delay profile and the stability of the Local Oscillator are critical factors that are related to each other and suggest that several combinations are possible.

A trade off must be made for the application between:

- 1. The accuracy and the stability of the LO
- 2. The maximum allowable timing packet rate
- 3. The dimensions of the network (number of inter-switch links and long-term average network load)

### <span id="page-35-1"></span>**5.6 CPU Interface**

[Figure 15 on page 37](#page-36-2) gives an example on how to connect the CPU interface pin son the ZL30301 to an MPC8260. The intention is to help board designers understand the function of each of the CPU interface signals. Timing and other important issues are not considered in these examples. For a real interface design, it may be useful to have all CPU control signals connected through a PLD or FPGA logic, so that any tweaking on signals or timing can be easily implemented. As most of the microprocessors have multiple interrupts and DMA controllers, the choices made are discretionary.

A "TA Stretch Circuit" is recommended for host interfaces operating above 40 MHz. Refer to section ["CPU TA](#page-59-0) [Output" on page 60](#page-59-0) for more details.

![](_page_36_Figure_2.jpeg)

**Figure 15 - Block Diagram of ZL30301 to MPC8260 Connection**

# <span id="page-36-2"></span><span id="page-36-0"></span>**5.7 Management and Clock Quality Statistics**

The ZL30301 can generate both network management and clock quality statistics, partially satisfying the requirements of the following protocols:

- RTCP (RFC3550, section 6) RTP is used as the protocol for the transfer of timing information
- Pseudo-wire MIB (draft-ietf-pwe3-pw-mib-05) this is important because timing packets could be distributed via a "timing pseudo-wire", similar to that used for circuit emulation packets.

# <span id="page-36-1"></span>**5.7.1 Statistics on Received Timing Packets (Slave mode)**

![](_page_36_Picture_136.jpeg)

### <span id="page-36-3"></span>**Table 17 - Management Statistics on Received Timing Packets**

![](_page_37_Picture_215.jpeg)

![](_page_37_Picture_216.jpeg)

# <span id="page-37-0"></span>**5.7.2 Statistics on Transmitted Timing Packets (Master mode)**

![](_page_37_Picture_217.jpeg)

**Table 18 - Management Statistics on Transmitted Timing Packets**

# <span id="page-37-2"></span><span id="page-37-1"></span>**5.7.3 Status Information on Recovered Clocks**

![](_page_37_Picture_218.jpeg)

#### <span id="page-37-3"></span>**Table 19 - Status Information on the Recovered Clocks**

### <span id="page-38-0"></span>**5.8 Processing of Incoming Packets**

The incoming packets are classified into different packet timing connections. A connection is a mechanism used by the device to keep track of each data is extracted from each packet.

The contents of the packet header of the incoming packets are examined to differentiate which connection should receive the packets. This is achieved using a multi-stage filter/comparator engine called the Packet Classifier.

The first stage of the Packet Classifier is the Rx Filter or Pre-processor which looks at the destination MAC field and the ethertype field to allow packet to be quickly discarded. Additionally this stage also converts any IEEE 802.3 frames into standard Ethernet II frames. Packets that are not discarded will be passed on to the second stage.

The second stage of the Packet Classifier is the Protocol Match or Pre-Classifier stage. This looks for specified fixed bytes in particular byte positions in order to confirm that the incoming packet is of the required protocol. There are four of these matches so allowing four different protocols to be identified. Packets that do not match any of the protocols are discarded. For packets that satisfy one of these protocol matches, certain bytes will then be extracted from the packet header and passed onto various other processing blocks.

The third stage of interest is the Connection Match or Classifier stage. This receives from the protocol match 12 bytes from specified positions assembled into a contiguous array. The Connection Match compares this array of 12 bytes against user definable reference arrays contained within a number of "rules". If no match is found the packet will be discarded. If however, a match is declared then the matched rule specifies which connection will be used to receive and process the packet as well as specifying the route for the packet through the device.

The Protocol Match also extracts several fields of interest from the packet header. These are the sequence number, timestamp and length fields which are all passed on to other device blocks. One final field that is extracted is a number of "check bytes". For packets which pass the Connection Match stage these check bytes provide a final check on the authenticity of the required packet.

The output of all these stages is that packets that are accepted will be directed to the appropriate packet timing connection for further processing.

The API provides facilities to program each of these stages independently (see API User Guide for details).

# <span id="page-39-0"></span>**6.0 System Features**

### <span id="page-39-1"></span>**6.1 Loopback Modes**

The ZL30301 devices support loopback of the clocks from CLKi[3:0] to its respectively CLKo[3:0] on a per port basis. That is to say that CLKo[3:0] may either be sourced from the packet network clock recovery or from CLKi[3:0].

Loopback of the ingress packets on the packet interface is achieved by redirecting classified packets from the Packet Receive blocks, back to the packet network. The Packet Transmit blocks are setup to strip the original header and add a new header directing the packets back to the source.

### <span id="page-39-2"></span>**6.2 Host Packet Generation**

The control processor can generate packets directly, allowing it to use the network for out-of-band communications. This can be used for transmission of control data or network setup information, e.g., routing information. The host interface can also be used by a local resource for network transmission of processed data.

The device supports dual address DMA transfers of packets to and from the CPU memory, using the host's own DMA controller. [Table 20](#page-39-4) illustrates the maximum bandwidths achievable by an external DMA master.

![](_page_39_Picture_143.jpeg)

#### **Table 20 - DMA Maximum Bandwidths**

<span id="page-39-4"></span>Note 1: Maximum bandwidths are the maximum the ZL30301 devices can transfer under host control, and assumes only minimal packet processing by the host.

Note 2: Combined figures assume the same amount of data is to be transferred each way.

# <span id="page-39-3"></span>**6.3 Power Up Sequence**

To power up the ZL30301 the following procedure must be used:

- The Core supply must never exceed the I/O supply by more than  $0.5 V_{DC}$
- Both the Core supply and the I/O supply must be brought up together
- The System Reset and, if used, the JTAG Reset must remain low until at least 100 us after the 100 MHz system clock has stabilised. Note that if JTAG Reset is not used it must be tied low

This is illustrated in the diagram shown in [Figure 16](#page-40-3).

![](_page_40_Figure_2.jpeg)

**Figure 16 - Powering Up the ZL30301**

# <span id="page-40-3"></span><span id="page-40-0"></span>**6.4 JTAG Interface and Board Level Test Features**

The JTAG interface is used to access the boundary scan logic for board level production testing.

# <span id="page-40-1"></span>**6.5 External Component Requirements**

- Direct connection to PowerQUICC™ II (MPC8260) host processor and associated memory, but can support other processors with appropriate glue logic
- Ethernet PHY for each MAC port

# <span id="page-40-2"></span>**6.6 Miscellaneous Features**

- System clock speed of 100 MHz
- Host clock speed of up to 66 MHz
- Debug option to freeze all internal state machines
- JTAG (IEEE1149) Test Access Port
- 3.3 V I/O Supply rail with 5 V tolerance
- 1.8 V Core Supply rail

## <span id="page-41-0"></span>**6.7 Test Modes Operation**

### <span id="page-41-1"></span>**6.7.1 Overview**

The ZL30301 supports the following modes of operation.

# <span id="page-41-2"></span>**6.7.1.1 System Normal Mode**

This mode is the device's normal operating mode. Boundary scan testing of the peripheral ring is accessible in this mode via the dedicated JTAG pins. The JTAG interface is compliant with the IEEE Std. 1149.1-2001; Test Access Port and Boundary Scan Architecture.

Each variant has it's own dedicated.bsdl file which fully describes it's boundary scan architecture.

# <span id="page-41-3"></span>**6.7.1.2 System Tri-State Mode**

All output and I/O output drivers are tri-stated allowing the device to be isolated when testing or debugging the development board.

# <span id="page-41-4"></span>**6.7.2 Test Mode Control**

The System Test Mode is selected using the dedicated device input bus TEST\_MODE[2:0] as follows in [Table 21.](#page-41-7)

<b>System Test Mode</b>	test mode[2:0]			
SYS NORMAL MODE	3'b000			
SYS TRI STATE MODE	$37$ b011			

**Table 21 - Test Mode Control**

### <span id="page-41-7"></span><span id="page-41-5"></span>**6.7.3 System Normal Mode**

Selected by TEST\_MODE[2:0] = 3'b000. As the test\_mode[2:0] inputs have internal pull-downs this is the default mode of operation if no external pull-up/downs are connected. The GPIO[15:0] bus is captured on the rising edge of the external reset to provide internal bootstrap options. After the internal reset has been de-asserted the GPIO pins may be configured by the ADM module as either inputs or outputs.

# <span id="page-41-6"></span>**6.7.4 System Tri-state Mode**

Selected by TEST\_MODE[2:0] = 3'b011. All device output and I/O output drivers are tri-stated.

# <span id="page-42-0"></span>**7.0 DC Characteristics**

#### **Absolute Maximum Ratings\***

![](_page_42_Picture_190.jpeg)

\* Exceeding these figures may cause permanent damage. Functional operation under these conditions is not guaranteed. Voltage measurements are with respect to ground  $(V_{SS})$  unless otherwise stated.

\* The core and PLL supply voltages must never be allowed to exceed the I/O supply voltage by more than 0.5 V during power-up. Failure to<br>observe this rule could lead to a high-current latch-up state, possibly leading to ch

### **Recommended Operating Conditions**

![](_page_42_Picture_191.jpeg)

Typical figures are at 25°C and are for design aid only, they are not guaranteed and not subject to production testing. Voltage measurements are with respect to ground  $(V_{SS})$  unless otherwise stated.

**DC Electrical Characteristics**- Typical characteristics are at 1.8 V core, 3.3 V I/O, 25°C and typical processing. The min. and max. values are defined over all process conditions, from -40 to 125°C junction temperature, core voltage 1.65 to 1.95 V and I/O voltage 3.0 and 3.6 V unless otherwise stated.

![](_page_43_Picture_233.jpeg)

Note 1: Worst case assumes the maximum number of active connections.

Note 2: Typical assumes four active E1 connections, and two 100 Mbps MII ports.

#### **Input Levels**

![](_page_43_Picture_234.jpeg)

#### **Output Levels**

![](_page_43_Picture_235.jpeg)

# <span id="page-44-0"></span>**8.0 AC Characteristics**

# <span id="page-44-1"></span>**8.1 Clock Interface Timing**

The clock signals can generate a wide range of clock frequencies including standard Telecom frequencies for E1, DS1, J2, E3 and DS3. [Table 22](#page-44-3) shows timing for DS3, which would be the most stringent requirement.

<b>Parameter</b>	Symbol	Min.	Typ.	Max.	<b>Units</b>	<b>Notes</b>
<b>CLKo Period</b>	$t_{\text{CTP}}$		22.353		ns	DS3 clock
CLKo High	$t_{\mathsf{CTH}}$	6.7			ns	
CLKo Low	$t_{\rm CTL}$	6.7			ns	
<b>CLKi Period</b>	$t_{CRP}$		22.353		ns	DS3 clock
CLKi High	$\mathfrak{r}_{\text{CRH}}$	9.0			ns	
<b>CLKi Low</b>	$\texttt{t}_{\textsf{CRL}}$	9.0			ns	

**Table 22 - Clock Interface Timing**

<span id="page-44-3"></span>![](_page_44_Figure_7.jpeg)

<span id="page-44-2"></span>**Figure 17 - Clock Interface Timing**

# <span id="page-45-0"></span>**8.2 Timestamp Reference Timing**

![](_page_45_Picture_172.jpeg)

**Table 23 - Timestamp Reference Timing Specification**

### <span id="page-45-4"></span><span id="page-45-1"></span>**8.3 Packet Interface Timing**

Data for the MII/GMII/TBI packet switching is based on Specification IEEE Std. 802.3 - 2000.

# <span id="page-45-2"></span>**8.3.1 MII Transmit Timing**

<b>Parameter</b>	Symbol	100 Mbps				
		Min.	Typ.	Max.	<b>Units</b>	<b>Notes</b>
<b>TXCLK</b> period	$t_{\rm CC}$	$\overline{\phantom{a}}$	40		ns	
<b>TXCLK</b> high time	$t_{\rm CHI}$	14		26	ns	
<b>TXCLK</b> low time	$t_{\text{CLO}}$	14		26	ns	
<b>TXCLK</b> rise time	$t_{CR}$	-		5	ns	
<b>TXCLK</b> fall time	$t_{CF}$	-		5	ns	
TXCLK rise to TXD[3:0] active delay (TXCLK rising edge)	$t_{\text{DV}}$			25	ns	$Load = 25 pF$
TXCLK to TXEN active delay (TXCLK rising edge)	$t_{EV}$			25	ns	$Load = 25 pF$
TXCLK to TXER active delay (TXCLK rising edge)	$t_{ER}$			25	ns	$Load = 25 pF$

**Table 24 - MII Transmit Timing - 100 Mbps**

<span id="page-45-5"></span>![](_page_45_Figure_10.jpeg)

<span id="page-45-3"></span>**Figure 18 - MII Transmit Timing Diagram**

# <span id="page-46-0"></span>**8.3.2 MII Receive Timing**

![](_page_46_Picture_185.jpeg)

![](_page_46_Picture_186.jpeg)

<span id="page-46-2"></span>![](_page_46_Figure_5.jpeg)

### <span id="page-46-1"></span>**Figure 19 - MII Receive Timing Diagram**

# <span id="page-47-0"></span>**8.3.3 GMII Transmit Timing**

<b>Parameter</b>	<b>Symbol</b>		<b>1000 Mbps</b>			
		Min.	Typ.	Max.	<b>Units</b>	<b>Notes</b>
<b>GTXCLK</b> period	$t_{\rm GC}$	7.5		8.5	ns	
GTXCLK high time	t <sub>GCH</sub>	2.5			ns	
<b>GTXCLK</b> low time	$t_{GCL}$	2.5	-		ns	
<b>GTXCLK</b> rise time	t <sub>GCR</sub>				ns	
<b>GTXCLK</b> fall time	$t_{GCF}$	٠			ns	
GTXCLK rise to TXD[7:0] active delay	t <sub>DV</sub>	1.5		6	ns	Load = $25$ pF
GTXCLK rise to TXEN active delay	$t_{EV}$	$\overline{2}$		6	ns	$Load = 25 pF$
GTXCLK rise to TXER active delay	$t_{ER}$	1		6	ns	$Load = 25 pF$

**Table 26 - GMII Transmit Timing - 1000 Mbps**

<span id="page-47-2"></span>![](_page_47_Figure_5.jpeg)

<span id="page-47-1"></span>**Figure 20 - GMII Transmit Timing Diagram**

# <span id="page-48-0"></span>**8.3.4 GMII Receive Timing**

![](_page_48_Picture_185.jpeg)

![](_page_48_Picture_186.jpeg)

<span id="page-48-2"></span>![](_page_48_Figure_5.jpeg)

# <span id="page-48-1"></span>**Figure 21 - GMII Receive Timing Diagram**

# <span id="page-49-0"></span>**8.3.5 TBI Interface Timing**

![](_page_49_Picture_276.jpeg)

#### **Table 28 - TBI Timing - 1000 Mbps**

<span id="page-49-3"></span>![](_page_49_Figure_5.jpeg)

### **Figure 22 - TBI Transmit Timing Diagram**

<span id="page-49-2"></span><span id="page-49-1"></span>![](_page_49_Figure_7.jpeg)

#### **Figure 23 - TBI Receive Timing Diagram**

# <span id="page-50-0"></span>**8.3.6 Management Interface Timing**

The management interface is common for all inputs and consists of a serial data I/O line and a clock line.

![](_page_50_Picture_148.jpeg)

### **Table 29 - MAC Management Timing Specification**

<span id="page-50-4"></span><span id="page-50-3"></span>Note 1: Refer to Clause 22 in IEEE802.3 (2000) Standard for input/output signal timing characteristics.

<span id="page-50-5"></span>Note 2: Refer to Clause 22C.4 in IEEE802.3 (2000) Standard for output load description of MDIO.

![](_page_50_Figure_8.jpeg)

**Figure 24 - Management Interface Timing for Ethernet Port - Read**

<span id="page-50-2"></span><span id="page-50-1"></span>![](_page_50_Figure_10.jpeg)

**Figure 25 - Management Interface Timing for Ethernet Port - Write**

# <span id="page-51-0"></span>**8.4 CPU Interface Timing**

![](_page_51_Picture_227.jpeg)

## **Table 30 - CPU Timing Specification**

<span id="page-51-2"></span><span id="page-51-1"></span>Note 1: Load = 50 pF maximum

Note 2: The maximum value of t<sub>CTV</sub> may cause setup violations if directly connected to the MPC8260. See [Section 9.2](#page-59-0) for details of<br>how to accommodate this during board design.

![](_page_52_Figure_2.jpeg)

The actual point where read/write data is transferred occurs at the positive clock edge following the assertion of CPU\_TA, not at the positive clock edge during the assertion of CPU\_TA.

**Figure 26 - CPU Read - MPC8260**

<span id="page-52-0"></span>![](_page_52_Figure_5.jpeg)

<span id="page-52-1"></span>**Figure 27 - CPU Write - MPC8260**

![](_page_53_Figure_2.jpeg)

![](_page_53_Figure_3.jpeg)

<span id="page-53-0"></span>![](_page_53_Figure_4.jpeg)

<span id="page-53-1"></span>![](_page_53_Figure_5.jpeg)

### <span id="page-54-0"></span>**8.5 System Function Port**

![](_page_54_Picture_76.jpeg)

#### **Table 31 - System Clock Timing**

- <span id="page-54-3"></span>Note 2: The system clock frequency affects the operation of the DCO in free-run mode. In this mode, the DCO provides timing and<br>synchronisation signals which are based on the frequency of the accuracy of the master clock (
- Note 3: The absolute SYSTEM\_CLK accuracy must be controlled to ± 30 ppm in to enable the internal DCO to meet T1/E1 specification.

Note 4: Maximum system clock accuracy for the proper operation of the device.

<span id="page-54-2"></span><span id="page-54-1"></span>Note 1: The system clock frequency stability affects the holdover-operating mode. Holdover Mode is typically used for a short duration while network synchronisation is temporarily disrupted. Drift on the system clock dire

# <span id="page-55-0"></span>**8.6 JTAG Interface Timing**

![](_page_55_Picture_147.jpeg)

### **Table 32 - JTAG Interface Timing**

<span id="page-55-2"></span><span id="page-55-1"></span>Note 1:  $\overline{JTAG\_TRST}$  is an asynchronous signal. The setup time is for test purposes only.

<span id="page-55-3"></span>Note 2: Non Test (other than JTAG\_TDI and JTAG\_TMS) signal input timing with respect to JTAG\_CLK.

<span id="page-55-4"></span>Note 3: Non Test (other than JTAG\_TDO) signal output with respect to JTAG\_CLK.

![](_page_56_Figure_2.jpeg)

**Figure 30 - JTAG Signal Timing**

<span id="page-56-0"></span>![](_page_56_Figure_4.jpeg)

<span id="page-56-1"></span>**Figure 31 - JTAG Clock and Reset Timing**

# <span id="page-57-0"></span>**9.0 Design and Layout Guidelines**

This guide will provide information and guidance for PCB layouts when using the ZL30301. Specific areas of guidance are:

- High Speed Clock and Data, Outputs and Inputs
- CPU\_TA Output

# <span id="page-57-1"></span>**9.1 High Speed Clock & Data Interfaces**

On the ZL30301 series of devices there are four high-speed data interfaces that need consideration when laying out a PCB to ensure correct termination of traces and the reduction of crosstalk noise. The interfaces being:

- GMAC Interfaces
- Clock Interface
- CPU Interface

It is recommended that the outputs are suitably terminated using a series termination through a resistor as close to the output pin as possible. The purpose of the series termination resistor is to reduce reflections on the line. The value of the series termination and the length of trace the output can drive will depend on the driver output impedance, the characteristic impedance of the PCB trace (recommend 50 ohm), the distributed trace capacitance and the load capacitance. As a general rule of thumb, if the trace length is less than 1/6th of the equivalent length of the rise and fall times, then a series termination may not be required.

the equivalent length of rise time = rise time ( $ps$ ) / delay ( $ps/mm$ )

For example:

Typical FR4 board delay  $= 6.8$  ps/mm Typical rise/fall time for a  $ZL30301$  output = 2.5 ns

critical track length =  $(1/6)$  x  $(2500/6.8)$  = 61 mm

Therefore tracks longer than 61 mm will require termination.

As a signal travels along a trace it creates a magnetic field, which induces noise voltages in adjacent traces, this is crosstalk. If the crosstalk is of sufficiently strong amplitude, false data can be induced in the trace and therefore it should be minimized in the layout. The voltage that the external fields cause is proportional to the strength of the field and the length of the trace exposed to the field. Therefore to minimize the effect of crosstalk some basic guidelines should be followed.

First, increase separation of sensitive signals, a rough rule of thumb is that doubling the separation reduces the coupling by a factor of four. Alternatively, shield the victim traces from the aggressor by either routing on another layer separated by a power plane (in a correctly decoupled design the power planes have the same AC potential) or by placing guard traces between the signals usually held ground potential.

### <span id="page-57-2"></span>**9.1.1 GMAC Interface - Special Considerations During Layout**

The GMII interface passes data to and from the ZL30301 with their related transmit and receive clocks. It is therefore recommended that the trace lengths for transmit related signals and their clock and the receive related signals and their clock are kept to the same length. By doing this the skew between individual signals and their related clock will be minimized.

### <span id="page-58-0"></span>**9.1.2 Clock Interface - Special Considerations during Layout**

Although the clock rates at the clock interface are typically low (1.544 MHz to 10 MHz) the outputs' edge speeds share the characteristics of the higher data rate outputs. Therefore they should be treated with the same care extended to the other interfaces. In particular, the input clock traces to the ZL30301 devices should be treated with care.

### <span id="page-58-1"></span>**9.1.3 Summary**

Particular effort should be made to minimize crosstalk from ZL30301 outputs and ensuring fast rise time to these inputs.

In summary:

- Place series termination resistors as close to the pins as possible
- Minimize output capacitance
- Keep common interface traces close to the same length to avoid skew
- Protect input clocks and signals from crosstalk

# <span id="page-59-0"></span>**9.2 CPU TA Output**

The CPU\_TA output signal from the ZL30301 is a critical handshake signal to the CPU that ensures the correct completion of a bus transaction between the two devices. As the signal is critical, it is recommend that the circuit shown in [Figure 32](#page-59-1) is implemented in systems operating above 40 MHz bus frequency to ensure robust operation under all conditions.

The following external logic is required to implement the circuit:

- 74LCX74 dual D-type flip-flop (one section of two)
- 74LCX08 quad AND gate (one section of four)
- 74LCX125 quad tri-state buffer (one section of four)
- 4K7 resistor x2

![](_page_59_Figure_9.jpeg)

**Figure 32 - CPU\_TA Board Circuit**

<span id="page-59-1"></span>The function of the circuit is to extend the TA signal, to ensure the CPU correctly registers it. Resistor R2 must be fitted to ensure correct operation of the TA input to the processor. It is recommended that the logic is fitted close to the ZL30301 and that the clock to the 74LCX74 is derived from the same clock source as that input to the ZL30301.

# <span id="page-60-0"></span>**10.0 Reference Documents**

# <span id="page-60-1"></span>**10.1 External Standards/Specifications**

- IEEE Standard 1149.1-2001; Test Access Port and Boundary Scan Architecture
- IEEE Standard 802.3-2000; Local and Metropolitan Networks CSMA/CD Access Method and Physical Layer
- MPC8260AEC/D Revision 0.7; Motorola MPC8260 Family Hardware Specification
- RFC 768; UDP
- RFC 791; IPv4
- RFC2460; IPv6
- RFC 2661; L2TP
- RFC 3550; RTP
- RFC 1213; MIB II
- RFC 1757; Remote Network Monitoring MIB (for SMIv1)
- RFC 2819; Remote Network Monitoring MIB (for SMIv2)
- RFC 2863; Interfaces Group MIB
- G.712; TDM Timing Specification (Method 2)
- G.823; Control of Jitter/Wander with digital networks based on the 2.048 Mbps hierarchy
- G.824; Control of Jitter/Wander with digital networks based on the 1.544 Mbps hierarchy
- ANSI T1.101 Stratum 3/4
- Telcordia GR-1244-CORE Stratum 3/4/4e
- RFC 3931; L2TP Version 3
- IETF PWE3 draft-ietf-pwe3-cesopsn
- IETF PWE3 draft-ietf-pwe3-satop
- IETF PWE3 draft-ietf-pwe3-tdmoip
- ITU-T Y.1413; TDM-MPLS Network Interworking
- MEF 8; Implementation Agreement for the Emulation of PDH Circuits over Metro Ethernet Networks
- MFA 8.0.0; Emulation of TDM Circuits over MPLS Using Raw Encapsulation Implementation Agreement

<span id="page-61-0"></span>![](_page_61_Picture_148.jpeg)

**VLAN** Virtual Local Area Network

![](_page_62_Figure_0.jpeg)

![](_page_62_Picture_116.jpeg)

Confirms to JEDEC MS-034

- 6. DETAILS OF A1 CORNER ARE OPTIONAL, AND MAY CONSIST OF INK DOT, LASER MARK
- OR METALISED MARKING, BUT MUST BE LOCATED WITHIN ZONE INDICATED.

![](_page_62_Picture_117.jpeg)

![](_page_63_Picture_0.jpeg)

# **For more information about all Zarlink products visit our Web Site at**

### **www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable.<br>However, Zarlink assumes no liability for errors that ma

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part<br>of any order or contract nor to be regarded as a represe

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE

![](_page_64_Picture_0.jpeg)

# **For more information about all Zarlink products visit our Web Site at**

### **www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable.<br>However, Zarlink assumes no liability for errors that ma

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part<br>of any order or contract nor to be regarded as a represe

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE