

FDMB2307NZ

Dual Common Drain N-Channel PowerTrench® MOSFET 20 V, 9.7 A, 16.5 m Ω

Features

- Max $r_{S1S2(on)} = 16.5 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 8 \text{ A}$
- Max $r_{S1S2(on)}$ = 18 m Ω at V_{GS} = 4.2 V, I_D = 7.4 A
- Max $r_{S1S2(on)} = 21 \text{ m}\Omega$ at $V_{GS} = 3.1 \text{ V}$, $I_D = 7 \text{ A}$
- Max $r_{S1S2(on)}$ = 24 m Ω at V_{GS} = 2.5 V, I_D = 6.7 A
- Low Profile 0.8 mm maximum in the new package MicroFET 2x3 mm
- HBM ESD protection level > 2 kV (Note 3)
- RoHS Compliant




General Description

This device is designed specifically as a single package solution for Li-lon battery pack protection circuit and other ultra-portable applications. It features two common drain N-channel MOSFETs, which enables bidirectional current flow, on Fairchild's advanced PowerTrench® process with state of the art MicroFET Leadframe, the FDMB2307NZ minimizes both PCB space and $r_{\rm S1S2(on)}$.

Application

■ Li-Ion Battery Pack



MLP 2x3

MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
V _{S1S2}	Source1 to Source2 Voltage			20	V
V _{GS}	Gate to Source Voltage		(Note 4)	±12	V
1	Source1 to Source2 Current -Continuous	T _A = 25°C	(Note 1a)	9.7	
I _{S1S2}	-Pulsed			40	Α
D	Power Dissipation	T _A = 25 °C	(Note 1a)	2.2	w
P_{D}	Power Dissipation	T _A = 25 °C	(Note 1b)	0.8	VV
T _J , T _{STG}	Operating and Storage Junction Temperature	Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient(Dual Operation)	(Note 1a)	57	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient(Dual Operation)	(Note 1b)	161	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
307	FDMB2307NZ	MLP 2x3	7"	8 mm	3000 units

Electrical Characteristics T_J = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Units
Off Characteristics						
I _{S1S2}	Zero Gate Voltage Source1 to Source2 Current	V _{S1S2} = 16 V, V _{GS} = 0 V			1	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = 12 V, V _{S1S2} = 0 V			10	μΑ

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{S1S2}, I_{S1S2} = 250 \mu A$	0.6	1	1.5	V
r _{S1S2(on)} Static Source1 to Source2 On Resistance		V _{GS} = 4.5 V, I _{S1S2} = 8 A	10.5	13.5	16.5	
	V _{GS} = 4.2 V, I _{S1S2} = 7.4 A	11	14	18		
	Static Sourced to Source? On Registence	V _{GS} = 3.1 V, I _{S1S2} = 7 A	11.5	16	21	mΩ
	Static Source F to Source2 Off Hesistance	V _{GS} = 2.5 V, I _{S1S2} = 6.7 A	12	18	24	11122
		$V_{GS} = 4.5 \text{ V}, \ I_{S1S2} = 8 \text{ A}, $ $T_{J} = 125 ^{\circ}\text{C}$	11	20	29	
9 _{FS}	Forward Transconductance	V _{S1S2} = 5 V, I _{S1S2} = 8 A		41		S

Dynamic Characteristics

C _{iss}	Input Capacitance		V 10.V.V 0.V		1760	2640	pF
Coss			$V_{S1S2} = 10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz		229	345	pF
C _{rss}	Reverse Transfer Capacitance		1 - 1 1/11/12		211	320	pF
R_g	Gate Resistance	(Note 5)		0.1	2.6	8	Ω

Switching Characteristics


t _{d(on)}	Turn-On Delay Time		12	22	ns
t _r	Rise Time	V _{S1S2} = 10 V, I _{S1S2} = 8 A,	19	34	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$	32	51	ns
t _f	Fall Time		9.5	17	ns
Q_g	Total Gate Charge	V _{G1S1} = 0 V to 5 V	20	28	nC
Q_{g}	Total Gate Charge	$V_{G1S1} = 0 \text{ V to } 4.5 \text{ V}$ $I_{S1S2} = 10 \text{ V}$, $I_{S1S2} = 8 \text{ A}$,	18	25	nC
Q_{gs}	Gate1 to Source1 Charge	$V_{G2S2} = 0 \text{ V}$	2.8		nC
Q_{gd}	Gate1 to Source2 "Miller" Charge	- G2S2 - 0 1	5.3		nC

Source1- Source2 Diode Characteristics


I _{fss}	Maximum Continuous Source1-Source2 Diode Forward Current			8	Α
V _{fss}	Source1 to Source2 Diode Forward Voltage $\begin{vmatrix} V_{G1S 1} = 0 \text{ V}, V_{G2S2} = 4 \\ I_{fss} = 8 \text{ A} \end{vmatrix}$.5 V, (Note 2)	0.8	1.2	٧

NOTES

^{1.} $R_{\theta,JA}$ is determined with the device mounted on a 1 in 2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.



a. 57 °C/W when mounted on
 a 1 in² pad of 2 oz copper



b. 161 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 $\mu\text{s},$ Duty cycle < 2.0%.
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.
- 4. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.
- 5. Rg is measured on 100% of the die at wafer level.

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Source1 to Source2 Current and Gate Voltage




Figure 5. Normalized On Resistance vs Junction Temperature




Figure 2. On-Region Characteristics




Figure 4. Normalized On-Resistance vs Source1 to Source2 Current and Gate Voltage




Figure 6. On Resistance vs Gate to Source Voltage

Typical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted




Figure 7. Transfer Characteristics




Figure 9. Gate Charge Characteristics





Figure 11. Gate Leakage Current vs Gate to Source Voltage



V_{fss}, BODY DIODE FORWARD VOLTAGE (V)

Figure 8. Source1 to Source2 Diode Forward Voltage vs Source Current




Figure 10. Capacitance vs Source1 to Source2 Voltage




Figure 12. Forward Bias Safe Operating Area

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 13. Single Pulse Maximum Power Dissipation







Figure 14. Junction-to-Ambient Transient Thermal Response Curve


Dimensional Outline and Pad Layout







BOTTOM VIEW



RECOMMENDED LAND PATTERN

NOTES:

- A. PACKAGE CONFORMS TO JEDEC MO-229 EXCEPT WHERE NOTED.
- B. DRAWING FILENAME; MKT-MLP06Qrev3.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DIMENSIONS ARE IN MILLIMETERS.
- F. REFERENCE DIMENSIONS ARE UNCONTROLLED



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/package/packageDetails.html?id=PN_MLDEA-C06.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AX-CAP®*
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™

CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®

Dual Cool™ EcoSPARK® EfficentMax™ ESBC™

Fairchild[®]

Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FETBench™
FPS™

F-PFS™ FRFET[®]

Global Power ResourceSM GreenBridge[™] Green FPS™

Green FPS™ e-Series™

Gmax[™] GTO[™] IntelliMAX[™] ISOPLANAR[™] Marking Small S

Marking Small Speakers Sound Louder

and BetterTM
MegaBuckTM
MICROCOUPLERTM
MicroPakTM
MicroPakTM
MicroPakTM
MillorPickorTM

MillerDriveTM
MotionMaxTM
mWSaver®
OptoHiTTM
OPTOLOGIC®
OPTOPLANAR®

® PowerTrench® PowerXS™

RapidConfigu

Programmable Active Droop™

QFET[®] QS™ Quiet Series™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM[®]
STEALTH™
SuperFET®

SuperSOTTM-3 SuperSOTTM-6 SuperSOTTM-8 SupreMOS[®] SyncFETTM Sync-LockTM SYSTEM ®*

GENERAL

TinyBoost®

TinyBuck®

TinyBoost
TinyCalc™
TinyLogic®
TinyCopto™
TinyPower™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TPLIFECLIPPEN™

TriFault Detect™
TRUECURRENT®

μSerDes™

SerDes*
UHC®
UItra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
仙童™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are
 intended for surgical implant into the body or (b) support or sustain life,
 and (c) whose failure to perform when properly used in accordance with
 instructions for use provided in the labeling, can be reasonably
 expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary First Production		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 168