







DS90LVRA2 SNLS728 - DECEMBER 2022

DS90LVRA2 LVDS Dual Differential Line Receiver

1 Features

- 600 Mbps (300 MHz) switching rates
- 50 ps differential skew (typical)
- 0.1 ns channel-to-channel skew (typical)
- 1.8 V power supply
- Flow-through pinout
- Power down high impedance on LVDS inputs
- Output slew rate control
- LVDS inputs accept LVDS/CML/LVPECL signals
- Conforms to ANSI/TIA/EIA-644 standard
- Pin compatible with DS90LV028A-Q1
- **OPN** variants

 Standard: 0°C to 70°C Industrial: -40°C to +85°C

2 Applications

- Communications equipment
- Enterprise systems
- Industrial
- Personal electronics

3 Description

The DS90LVRA2 is a dual CMOS differential line receiver designed for applications requiring high input common mode range, high data rates and CMOS output with slew rate control. The device is designed to support data rates of 600 Mbps (300 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90LVRA2 accepts low voltage (350 mV typical) differential input signals and translates them to 1.8 V CMOS output levels depending on power supply voltage. The DS90LVRA2 has a flow-through design for easy PCB layout.

The DS90LVRA2 and companion LVDS line driver DS90LV027AQ provide a new alternative to high power PECL/ECL devices for high speed point-topoint interface applications.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DS90LVRA2	DEM (WSON, 8)	2.00 mm × 2.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

A sufficient to the second of	4.0
2 Applications 9 Application and Implementation	10
3 Description	10
4 Revision History	
5 Pin Configuration and Functions	<mark>11</mark>
6 Specifications4 10 Power Supply Recommendations4	11
6.1 Absolute Maximum Ratings4 11 Layout4	11
6.2 ESD Ratings4 11.1 Layout Guidelines	
6.3 Recommended Operating Conditions4 11.2 Layout Examples	12
6.4 Thermal Information4 12 Device and Documentation Support	13
6.5 Electrical Characteristics	13
6.6 Switching Characteristics	s13
6.7 Typical Characteristics7 12.3 Support Resources	13
7 Parameter Measurement Information	13
8 Detailed Description	13
8.1 Overview9 12.6 Glossary	13
8.2 Functional Block Diagram9 13 Mechanical, Packaging, and Orderable	
8.3 Feature Description9 Information	13

4 Revision History

DATE	REVISION	NOTES
December 2022	*	Initial Release



5 Pin Configuration and Functions




Figure 5-1. DEM Package, WSON 8 Pin (Top View)

Table 5-1. Pin Functions

Р	IN	TYPE(1)	DESCRIPTION	
NAME	NO.	IIFE\/	DESCRIPTION	
GND	5	G	Ground pin	
R _{IN} 1-	1	I	Inverting receiver input pin	
R _{IN} 2-	4	I	Triverung receiver input pin	
R _{IN} 1+	2	I	Non-inverting receiver input pin	
R _{IN} 2+	3	I	Non-inverting receiver input pin	
R _{OUT} 2	6	0	Receiver output pin	
R _{OUT} 1	7	0	receiver output pin	
V _{CC}	8	Р	Power supply pin	

(1) I = input, O = output, G = ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
Supply Voltage (V _{CC})				-0.3	4	V
Input Voltage (R _{IN} +, R _{IN} -)		-5	6	V		
Differential Voltage (R _{IN} + - R _{IN} -) for LVDS		0	3	V		
Output Voltage (R _{OUT})		-0.3	1.98	V		
Lead Temperature Range Soldering (4 sec.)				260	°C	
Maximum Junction Temperature					135	°C
Storage temperature, T _{stg}		-65	150	°C		

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended* Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, and performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±5000	V
V _(ESD)	Liectiostatic discriarge	Charged-device model (CDM), per JEDEC specification JS-002 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. .
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage (1.8 V mode)	1.62	1.80	1.98	V
V _R	Receiver input voltage (LVDS)	0		3.0	V
T _A	Operating free-air temperature (Standard)	0		70	°C
T _A	Operating free-air temperature (Industrial)	-40		85	°C
T _{PCB}	PCB temperature (Standard)			80	°C
T _{PCB}	PCB temperature (Industrial)			95	°C
TJ	Junction temperature (Standard)			95	°C
TJ	Junction temperature (Industrial)			110	°C

6.4 Thermal Information

		DEM	
	THERMAL METRIC ⁽¹⁾		UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	143.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	69.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	69.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: DS90LVRA2



6.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{ITH}	Positive-going differential input voltage threshold				100	
V _{ITL}	Negative-going differential input voltage threshold	V _{IB} = -1 V or 2 V, VCC = 1.62 V to 1.98 V	-100			mV
V _{HYS}	Differential input voltage hysteresis, V _{IT1} – V _{IT2}	VCC = 1.62 V to 1.98 V	20	40	90	mV
V _{CM_RANGE}	Input common mode voltage range	VCC = 1.62 - 1.98 V	-1	1.2	2	V
V _{OH_1V8}	High-level output voltage	I _{OH} = -4 mA, VCC=1.8 V ±10%	1.3			V
V _{OL_1V8}	Low-level output voltage	I _{OL} = 4 mA, VCC=1.8 V ±10%			0.2	V
I _{CC_ACTIVE}	Supply current	V _{CC} = 1.98 V, No load, Steady-state, VID=200 mV/-200 mV			25	mA
I ₁	Input current (A or B inputs)	V _I = -1.0 V, Other input open			±35	μΑ
I ₁	Input current (A or B inputs)	V _I = 2.0 V, Other input open			±20	μΑ
I _{I(OFF)}	Power-off output current (Y or Z outputs)	V _Y or V _Z = 1.98 V, V _{CC} = 0 V			±20	μΑ
I _{I(OFF)}	Power-off input current (A or B inputs)	V _A or V _B = -1 V or 2.0 V, V _{CC} = 0 V			±35	μΑ

⁽¹⁾ All typical values are at 25°C and with a 1.8 V supply.

6.6 Switching Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (2) (3) (4)

Symbol	Parameter	Conditions	MIN	TYP	MAX	UNIT
t _{PHLD_1p8}	Differential Propagation Delay High to Low	V _{ID} = 200 mV, C _L = 10 pF, trf=1 ns, VCC 1.8 V ±10%	2.7	4.3	7.7	ns
t _{PHLD_1p8_5}	Differential Propagation Delay High to Low	V _{ID} = 200 mV, C _L = 10 pF, trf=1 ns, VCC 1.8 V ±5%	2.8	4.3	7.1	ns
t _{PLHD_1p8}	Differential Propagation Delay Low to High	V _{ID} = 200 mV, C _L = 10 pF, trf=1 ns, VCC 1.8 V ±10%	2.7	4.4	7.7	ns
t _{PLHD_1p8_5}	Differential Propagation Delay Low to High	V _{ID} = 200 mV, C _L = 10 pF, trf=1 ns, VCC 1.8 V ±5%	2.8	4.4	7.1	ns
t _{SKD1_1p8_} s	Differential Pulse Skew (t _{PHLD} – t _{PLHD}) ⁽⁵⁾	V _{ID} = 200 mV, C _L = 10 pF, trf=1 ns, VCC=1.8 V±10%	-500		500	ps
t _{SKD1_1p8_5_S}	Differential Pulse Skew (t _{PHLD} – t _{PLHD}) ⁽⁵⁾	V _{ID} = 200 mV, C _L = 10 pF, trf=1 ns, VCC=1.8 V±5%	-400		400	ps
tskD1_1p8_S_400	Differential Pulse Skew (t _{PHLD} – t _{PLHD}) ⁽⁵⁾	V _{ID} = 200 mV, C _L = 10 pF, trf=0.25 ns DR=400M, VCC=1.8 V±10%	-500		500	ps
t _{SKD1_1p8_5_s_4}	Differential Pulse Skew (t _{PHLD} – t _{PLHD}) ⁽⁵⁾	V _{ID} = 200 mV, C _L = 10 pF, trf=0.25 ns DR=400M,VCC=1.8 V±5%	-400		400	ps
t _{SKD2_1p8}	Differential Channel-to-Channel Skew-same device (6)	V _{ID} = 200 mV, C _L = 10 pF, trf=0.25 ns VCC=1.8 V±10%			0.5	ns
t _{SKD2_1p8_5}	Differential Channel-to-Channel Skew-same device (6)	V _{ID} = 200 mV, C _L = 10 pF, trf=0.25 ns VCC=1.8 V±5%			0.4	ns



6.6 Switching Characteristics (continued)


Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (2) (3) (4)

Symbol	Parameter	Conditions	MIN	TYP	MAX	UNIT
t _{SKD3_1p8_5}	Differential Part to Part Skew ⁽⁷⁾	V _{ID} = 200 mV, C _L = 10 pF, trf=0.25 ns VCC=1.8 V±5% at same temperature			2.7	ns
t _{SKD3_1p8_5_25C}	Differential Part to Part Skew ⁽⁷⁾	V_{ID} = 200 mV, C_{L} = 10 pF, trf=0.25 ns VCC=1.8 V±5% at TJ =25°C			2.6	ns
t _{SKD3_1p8_5_70C}	Differential Part to Part Skew ⁽⁷⁾	V_{ID} = 200 mV, C_{L} = 10 pF, trf=0.25 ns VCC=1.8 V±5% at TJ =70°C			2.7	ns
t _{SKD3_1p8_5_125}	Differential Part to Part Skew ⁽⁷⁾	V_{ID} = 200 mV, C_L = 10 pF, trf=0.25 ns VCC=1.8 V±5% at TJ= 125°C			2.7	ns
t _{TLH_1p8}	Rise Time		250	500	720	ps
t _{THL_1p8}	Fall Time		250	500	720	ps
f _{MAX}	Maximum Operating Frequency ⁽⁸⁾		300			MHz

- (1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. Electrical Characteristics specifies conditions of device operation.
- 2) All typicals are given for: $V_{CC} = 1.8V$ and $T_A = +25$ °C.
- (3) C_L includes probe and jig capacitance.
- (4) Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_O = 50\Omega$, t_r and t_f (0% to 100%) ≤ 3 ns for R_{IN} .
- (5) t_{SKD1} is the magnitude difference in differential propagation delay time between the positive-going-edge and the negative-going-edge of the same channel.
- (6) t_{SKD2} is the differential channel-to-channel skew of any event on the same device. This specification applies to devices having multiple receivers within the integrated circuit.
- (7) t_{SKD3}, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.
- (8) f_{MAX} generator input conditions: t_r = t_f < 1 ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35 peak to peak). Output criteria: 60%/40% duty cycle, V_{OL} (max), V_{OH} (min), load = 15 pF (stray plus probes).

Product Folder Links: DS90LVRA2

6.7 Typical Characteristics





7 Parameter Measurement Information




Figure 7-1. Receiver Propagation Delay and Transition Time Test Circuit





Figure 7-2. Receiver Propagation Delay and Transition Time Waveforms

8 Detailed Description

8.1 Overview

Figure 9-1 shows how LVDS drivers and receivers are intended to be primarily used in a simple point-to-point configuration. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the source through a impedance controlled 100 Ω differential PCB traces. A termination resistor of 100 Ω should be used, and is located as close to the receiver input pins as possible. The termination resistor converts the driver output (current mode) into a voltage that is detected by the receiver.

8.2 Functional Block Diagram



8.3 Feature Description

The DS90LVRA2 differential line receiver is capable of detecting signals as low as 100 mV, over a common-mode range of -1 V to 2 V (V_{CC} at 1.8 V). This is related to the driver offset voltage which is typically +1.2 V. The driven signal is centered around this voltage and may shift around this center point. The shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. The AC parameters of both receiver input pins are optimized for a recommended operating input voltage range of +0 V to +3 V (measured from each pin to ground).

8.4 Device Functional Modes

Table 8-1. Truth Table

INPUTS	OUTPUT
[R _{IN} +] - [R _{IN} -]	R _{OUT}
V _{ID} ≥ 0.1 V	Н
V _{ID} ≤ -0.1 V	L
$-0.1 \text{ V} \le \text{V}_{\text{ID}} \le 0.1 \text{ V}$?(1)

(1) ? indicates state is indeterminate

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

For general application guidelines and hints about LVDS drivers and receivers, refer to the LVDS application notes and design guides.

9.2 Typical Application




Figure 9-1. Balanced System Point-to-Point Application

9.2.1 Design Requirements

When using LVDS devices, it is important to remember to specify controlled impedance PCB traces. All components of the transmission media must have a matched differential impedance of 100 Ω . They must not introduce major impedance discontinuities.

9.2.2 Detailed Design Procedure

9.2.2.1 Power Decoupling Recommendations

Bypass capacitors must be used on power pins. Use high frequency ceramic (surface mount is recommended) 0.1 µF and 0.01 µF capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed circuit board will improve decoupling. Multiple vias should be used to connect the decoupling capacitors to the power planes, A 10 uF (35 V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board between the supply and ground.

9.2.2.2 Termination

Use a termination resistor which best matches the differential impedance or your transmission line. The resistor should be between 90 Ω and 110 Ω . Remember that the current mode outputs need the termination resistor to generate the differential voltage. LVDS will not work correctly without resistor termination. Typically, connecting a single resistor across the pair at the receiver end will suffice.

Surface mount 1% resistors are the best. PCB stubs, component lead, and the distance from the termination to the receiver inputs should be minimized. The distance between the termination resistor and the receiver should be < 10 mm (12 mm maximum).

Product Folder Links: DS90I VRA2

Submit Document Feedback

www.ti.com

9.2.2.3 Input Failsafe Biasing

External pull up and pull down resistors may be used to provide enough of an offset to enable an input failsafe under open-circuit conditions. This configuration ties the positive LVDS input pin to VDD thru a pull up resistor and the negative LVDS input pin is tied to GND by a pull down resistor. The pull up and pull down resistors should be in the 5 k Ω to 15 k Ω range to minimize loading and waveform distortion to the driver. The common-mode bias point ideally should be set to approximately 1.2 V to be compatible with the internal circuitry. For more information, refer to application note AN-1194 Failsafe Biasing of LVDS Interfaces.

9.2.2.4 Probing LVDS Transmission Lines

Always use high impedance (> 100 kΩ), low capacitance (< 2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing will give deceiving results.

9.3 Application Curves




Figure 9-2. Typical Propagation Delay -vs- Temperature (VCC 1.8 V, 10 pF Output Load, Average of 2 Channels)

10 Power Supply Recommendations

Bypass capacitors must be used on power pins. TI recommends using high-frequency, ceramic, 0.1-µF and 0.01-µF capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed-circuit board improves decoupling. Multiple vias must be used to connect the decoupling capacitors to the power planes. A 10-µF bulk capacitor, 35-V (or greater) solid tantalum capacitor must be connected at the power entry point on the printed-circuit board between the supply and ground.

11 Layout

11.1 Layout Guidelines

11.1.1 Differential Traces

Use controlled impedance traces which match the differential impedance of your transmission trace and termination resistor. Run the differential pair trace lines as close together as possible as soon as they leave the IC (stubs should be < 10 mm long). This will help eliminate reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1 mm apart radiate far less noise than traces 3 mm apart since magnetic field cancellation is much better with the closer traces. In addition, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver.

Match electrical lengths between traces to reduce skew. It is important to note: skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result. (Note that the velocity of propagation, $v = c/E_r$ where c (the speed of light) = 0.2997 mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number of vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

11.1.2 PC Board Considerations

Use at least 4 PCB board layers (top to bottom): LVDS signals, ground, power, and TTL signals.

Isolate TTL signals from LVDS signals, otherwise the TTL signals may couple onto the LVDS lines. It is best to put TTL and LVDS signals on different layers which are isolated by one or more power or ground planes.

11.2 Layout Examples




Figure 11-1. EVM Layout

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Failsafe Biasing of LVDS Interfaces application note

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 31-Jan-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
D9LVRA2DEMR	ACTIVE	WSON	DEM	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LR2	Samples
D9LVRA2DEMT	ACTIVE	WSON	DEM	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LR2	Samples
D9LVRA2IDEMR	ACTIVE	WSON	DEM	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LR2	Samples
D9LVRA2IDEMT	ACTIVE	WSON	DEM	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LR2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 31-Jan-2023


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jan-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
D9LVRA2DEMR	WSON	DEM	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q1
D9LVRA2DEMT	WSON	DEM	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
D9LVRA2IDEMR	WSON	DEM	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
D9LVRA2IDEMT	WSON	DEM	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 1-Jan-2023




*All dimensions are nominal

7 till dillitoriolorio di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
D9LVRA2DEMR	WSON	DEM	8	3000	210.0	185.0	35.0
D9LVRA2DEMT	WSON	DEM	8	250	210.0	185.0	35.0
D9LVRA2IDEMR	WSON	DEM	8	3000	210.0	185.0	35.0
D9LVRA2IDEMT	WSON	DEM	8	250	210.0	185.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated