

#### LOW-VOLTAGE 12-BIT 1:2 MUX / DEMUX BUS SWITCH WITH INTERNAL PULL DOWN RESISTORS

## 74CBTLV16292


#### FEATURES:

- $5\Omega$  A/B bi-directional switch
- · Isolation Under Power-Off Conditions
- Make-before-break feature
- · Over-voltage tolerant
- Internal 500 $\Omega$  pull-down resistor to GND
- · Latch-up performance exceeds 100mA
- VCC = 2.3V 3.6V, normal range
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in TSSOP package

#### **APPLICATIONS:**

- 3.3V High Speed Bus Switching and Bus Isolation
- Resource sharing

#### FUNCTIONAL BLOCK DIAGRAM




# The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### DESCRIPTION:

The CBTLV16292 is a single 12-bit multiplexing / demultiplexing bus switch, which provides high speed switching. This device has very low ON resistance, resulting in under 250ps propagation delay throught the switch. The demultiplexer side has a 500 $\Omega$  resistor (R pulldown) termination to GND to eliminate floating nodes.

When the select (S) input is low, the A port is connected to the B1 port, and the R pulldown is connected to the B2 port. Similarly, when the S input is high, A port is connected to B2 port and the R pulldown is connected to B1 port.

# SIMPLIFIED SCHEMATIC, EACH SWITCH



**JUNE 2019** 

#### 74CBTLV16292 .OW-VOLTAGE 12-BIT 1:2 MUX/DEMUX BUS SWITCH

#### **PIN CONFIGURATION**

	_		-	,			
s[	1		Ŭ		56		NC
1A1 [	2				55		NC
NC [	3				54		1B1
2A1 🛛	4				53		1B2
NC	5				52		2B1
3A1 [	6				51		2B2
NC [	7				50		3B1
GND	8				49		GND
4A1 🗌	9				48		3B2
	10	)			47		4B1
5A1 🗌	11	1			46		4B2
	12	2			45		5B1
6A1 [	13	3			44		5B2
	14	1			43		6B1
7A1 🛛	15	5			42		6B2
NC	16	6			41		7B1
Vcc	17	7			40		7B2
8A1 [	18	3			39		8B1
GND	19	9			38		GND
	20	)			37		8B2
9A1 [	21	1			36		9B1
	22	2			35		9B2
10A1 [	23	3			34		10B1
NC	24	1			33		10B2
11A1 [	25	5			32		11B1
	26	6			31		11B2
12A1 [	27	7			30		12B1
	28	3			29		12B2
		Т	OP V	IEW		•	

PackageType	Package Code	Order Code
TSSOP	PAG56	PAG

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
Vcc	Supply Voltage Range	-0.5 to 4.6	V
Vi	Input Voltage Range	-0.5 to 4.6	V
	Continuous Channel Current	128	mA
liк	Input Clamp Current, VI/O < 0	-50	mA
Tstg	Storage Temperature Range	-65 to +150	°C

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **PIN DESCRIPTION**

Pin Names	Description			
S	Select Input			
хАх	Port A Inputs or Outputs			
xВх	Port B Inputs or Outputs			

#### FUNCTION TABLE<sup>(1)</sup>

Input	
S	Operation
L	A Port = B1 Port
	RPULLDOWN = B2 Port
н	A Port = B2 Port
	RPULLDOWN = B1 Port

NOTE:

1. H = HIGH Voltage Level L = LOW Voltage Level

#### OPERATING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage		2.3	3.6	V
Vін	High-Level Control Input Voltage	Vcc = 2.3V to 2.7V	1.7	_	V
		Vcc = 2.7V to 3.6V	2	—	
VIL	Low-Level Control Input Voltage	Vcc = 2.3V to 2.7V	—	0.7	V
		Vcc = 2.7V to 3.6V	—	0.8	
Ta	Operating Free-Air Temperature		-40	+85	°C

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
νικ	Control Inputs, Data I/O	Vcc = 3V, II = -18mA		_	—	-1.2	V
li	Control Inputs	Vcc = 3.6V, VI = Vcc or GNI	)	_	—	±1	μA
IOFF		Vcc = 0V, VI or Vo = 0V or 3	8.6V	_	—	10	μA
lcc		Vcc = 3.6V, Io = 0, VI = Vcc or GND		_	—	10	μA
$\Delta lcc^{(2)}$	Control Inputs	Vcc = 3.6V, one input at 3V, other inputs at Vcc or GND		_	—	300	μA
Сі	Control Inputs	VI = 3.3V or 0		_	3.5	—	рF
CIO(OFF)	A port or B port	Vo = 3.3V or 0		_	22.5	—	pF
	Max. at Vcc = 2.3V	VI = 0 IO = 64mA		—	5	8	
	Typ. at Vcc = 2.5V		lo = 24mA	_	5	8	
Ron <sup>(3)</sup>		Vi = 1.7V lo = 15mA		—	11	40	Ω
		VI = 0	lo = 64mA	—	3	7	
	Vcc = 3V	lo = 24mA		—	3	7	
		VI = 2.4V	lo = 15mA	_	7	15	

NOTES:

1. Typical values are at 3.3V, +25°C ambient.

2. The increase in supply current is attributable to each input that is at the specified voltage level rather than Vcc or GND.

3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch.

### **SWITCHING CHARACTERISTICS**

		$Vcc = 2.5V \pm 0.2V$		$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPD <sup>(1)</sup>	Propagation Delay	—	0.15	—	0.25	ns
	A to B or B to A					
tPD <sup>(2)</sup>	Propagation Delay	2.5	7.1	2.5	6.7	ns
	S to A					
ten	Output Enable Time	1	5.6	1	5	ns
	S to B					
tois	Output Disable Time	1	5	1	4.5	ns
	S to B					
tms/s <sup>(3,4)</sup>	Make-Before-Break Time	0	2	0	2	ns

NOTES:

1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

2. The condition to measure this propagation delay is by observing the change of voltage on the A port introduced by static fields equal to 3V or 0V for 3.3V±0.3V or Vcc or 0 for 2.5V±0.2V on B1 and B2 ports to get the required transition.


3. The make-before-break time is the duration between the make and break, during transition from one selected port to another.

4. This parameter is guaranteed by design but not production tested.


# TEST CIRCUITS AND WAVEFORMS

# **TEST CONDITIONS**

Symbol	Vcc <sup>(1)</sup> =3.3V±0.3V	Vcc <sup>(2)</sup> =2.5V±0.2V	Unit
VLOAD	6	2 x Vcc	V
Vін	3	Vcc	V
Vτ	1.5	Vcc / 2	V
Vlz	300	150	mV
VHZ	300	150	mV
CL	50	30	pF



Propagation Delay





VLOAD

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Disable Low waveform applies to outputs that are LOW, except when disabled by the output control S.

Enable and Disable Times

#### Pulse<sup>(1, 2)</sup> Generator RT RT CL CLCL

Vcc

#### Test Circuits for All Outputs

#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

 $R_T$  = Termination resistance: should be equal to ZOUT of the Pulse Generator.

#### NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

# SWITCH POSITION


Test	Switch		
tplz/tpzl	VLOAD		
tрнz/tрzн	GND		
tPD	Open		



74CBTLV16292 LOW-VOLTAGE 12-BIT 1:2 MUX/DEMUX BUS SWITCH

INDUSTRIAL TEMPERATURE RANGE

# ORDERINGINFORMATION



### Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74CBTLV16292PAG	PAG56	TSSOP	I
	74CBTLV16292PAG8	PAG56	TSSOP	I

## Datasheet Document History

 12/04/2014
 Pg. 5
 Updated the ordering information by removing the "IDT" notation and non RoHS part and by adding Tape and Reel information.

 06/01/2019
 Pg. 2,5
 Added table under pin configuration diagram with detailed package information and orderable part information table. Updated the ordering information diagram in clearer detail.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information** 

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>