



Order







TLV717P SBVS176B-OCTOBER 2011-REVISED APRIL 2016

TLV717P 150-mA, Low-Dropout Regulator With Foldback Current Limit for Portable **Devices**

Features 1

- Very Low Dropout: 215 mV at 150 mA
- Accuracy: 0.5% (typical)
- Low I_{Ω} : 35 μ A
- Available in Fixed-Output Voltages: 1.2 V to 5 V
- High PSRR:
 - 70 dB at 1 kHz
 - 50 dB at 1 MHz
- Stable With Effective Output Capacitance: 0.1 µF
- Foldback Current Limit
- Package: 1-mm × 1-mm DQN
- (1) See the Package Option Addendum at the end of this document for a complete list of available voltage options.
- (2) See Input and Output Capacitor Requirements for more details.

Applications 2

- PCs and Notebooks
- Smart Phones
- Portable Electronics and Battery-Powered Devices
- Electronic Point of Sale

3 Description

The TLV717P series of low-dropout (LDO) linear regulators are low guiescent current LDOs with excellent line and load transient performance and are designed for power-sensitive applications. These devices provide a typical accuracy of 0.5%.

The TLV717P series offer current foldback that throttles down the output current with a decrease in load resistance. The typical value at which current foldback initiates is 350 mA; the typical value of the output short current limit value is 40 mA.

Furthermore, these devices are stable with an effective output capacitance of only 0.1 µF. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load.


The TLV717P series is available in a 1-mm × 1-mm DQN package that makes them ideal for hand-held applications. The TLV717P provides an active pulldown circuit to quickly discharge output loads.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV717P	X2SON (4)	1.00 mm × 1.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit



Copyright © 2016, Texas Instruments Incorporated

Page

Page

NSTRUMENTS

EXAS

Table of Contents

1 2								
3		cription						
4		ision History 2						
5	Pin	Configuration and Functions 3						
6	Spe	cifications 4						
	6.1	Absolute Maximum Ratings 4						
	6.2	ESD Ratings 4						
	6.3	Recommended Operating Conditions 4						
	6.4	Thermal Information 4						
	6.5	Electrical Characteristics5						
	6.6	Typical Characteristics 6						
7	Deta	ailed Description						
	7.1	Overview						
	7.2	Functional Block Diagram 9						
	7.3	Feature Description9						
	7.4	Device Functional Modes 10						

8	App	lication and Implementation	11
	8.1	Application Information	11
	8.2	Typical Application	11
9	Pow	er Supply Recommendations	13
10	Lay	out	13
	10.1	Layout Guidelines	13
		Layout Example	
	10.3	Power Dissipation	13
11	Dev	ice and Documentation Support	14
	11.1		
	11.2	Documentation Support	14
	11.3	Community Resource	14
	11.4	Trademarks	14
	11.5	Electrostatic Discharge Caution	14
	11.6	Glossary	14
12		hanical, Packaging, and Orderable mation	15

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2012) to Revision B


•	Deleted all instances of TLV717xx; Replaced with generic part number, TLV717P	. 1
•	Updated Applications.	. 1
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Changed $T_J = -25^{\circ}C$ to $T_J = 25^{\circ}C$ in the conditions statement in <i>Absolute Maximum Ratings</i>	. 4
•	Changed T _A to T _J throughout <i>Electrical Characteristics</i>	. 5
•	Changed T _A to T _J in the conditions statement in <i>Typical Characterisitcs</i>	. 6
•	Changed T _A to T _J in the conditions statement in <i>Typical Characterisitcs</i>	. 7
•	Changed T _A to T _J in the conditions statement in <i>Typical Characterisitcs</i>	. 8
•	Changed junction temperature range from -40°C to 125°C to -40°C to 85°C in Overview	. 9
•	Deleted TLV717xx functional block diagram	. 9


Changes from Original (October 2011) to Revision A

•	Changed document status from Product Preview to Production Data	1
---	---	---



5 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
EN	3	Ι	Enable pin. Driving EN over 1.2 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
GND	2	_	Ground pin
IN	4	I	Input pin. A small capacitor is recommended from this pin to ground to assure stability. See the <i>Input and Output Capacitor Requirements</i> section in the <i>Application and Implementation</i> for more details.
OUT	1	0	Regulated output voltage pin. A small $1-\mu F$ ceramic capacitor is recommended from this pin to ground to assure stability. See the <i>Input and Output Capacitor Requirements</i> section in the <i>Application and Implementation</i> for more details.
Thermal pad	—	_	Connect to GND for improved thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings

At $T_J = 25^{\circ}$ C, unless otherwise noted. All voltages are with respect to GND.⁽¹⁾

		MIN	MAX	UNIT
	Input range, V _{IN}	-0.3	6	
Voltage	Enable range, V_{EN}	-0.3	V _{IN} + 0.3	V
	Output range, V _{OUT}	-0.3	6	
Current	Maximum output, I _{OUT}	Interr	Internally limited	
Output short-circuit duration		In	ndefinite	
Continuous total power dissipation, P _{DISS}		See Ther	mal Information	
T	Junction, T _J	-55	150	
Temperature	Storage junction, T _{stq}	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage	1.7	5.5	V
V _{OUT}	Output voltage	1.2	5	V
I _{OUT}	Output current	0	150	mA
V_{EN}	Enable pin voltage	0	V_{IN}	V
TJ	Junction temperature	-40	85	°C

6.4 Thermal Information

		TLV717P	
	THERMAL METRIC	DQN (X2SON)	UNIT
		4 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	393.3	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	140.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	330	°C/W
ΨJT	Junction-to-top characterization parameter	6.5	°C/W
ΨJB	Junction-to-board characterization parameter	329	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance	147.5	°C/W

6.5 Electrical Characteristics

At operating temperature range ($T_J = -40^{\circ}C$ to 85°C), $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 1.7 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, and $C_{OUT} = 1$ µF, unless otherwise noted.


F	PARAMETER	TEST CON	DITIONS	MIN	ТҮР	MAX	UNIT	
V _{IN}	Input voltage range			1.7		5.5	V	
V _{OUT}	Output voltage range			1.2		5	V	
I _{OUT}	Output current			150			mA	
		$T_J = +25^{\circ}C$			0.5%			
	DC output accuracy	$V_{OUT} \ge 1.2 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le$	+85°C	-1.5%		1.5%		
		V _{OUT} ≤ 1.2 V				25	mV	
$\Delta V_{O}/V_{IN}$	Line regulation	$V_{OUT(NOM)} + 0.5 V \le V_{IN} \le 5$.5 V		1	5	mV	
$\Delta V_{O}/I_{OUT}$	Load regulation	0 mA ≤ I _{OUT} ≤ 150 mA			10	20	mV	
			$1.2 \text{ V} \leq \text{V}_{\text{OUT}} < 1.5 \text{ V}$		330	500		
V _{DO}	Dropout voltage	$\label{eq:VIN} \begin{split} V_{IN} &= 0.98 \times V_{OUT(NOM)}, \\ I_{OUT} &= 150 \ \text{mA} \end{split}$	1.5 V ≤ V _{OUT} < 1.8 V		330	450	mV	
			$1.8 \text{ V} \le \text{V}_{\text{OUT}} \le 5 \text{ V}$		215	350		
I _{GND}	Ground pin current	I _{OUT} = 0 mA			35	55	μA	
I _{SHDN}	Shutdown current	$V_{EN} \le 0.4 \text{ V}, 2 \text{ V} \le V_{IN} \le 4.5 \text{ V}$	5 V		0.1	0.5	μA	
	Power-supply rejection ratio			f = 10 Hz		70		
			f = 100 Hz		70			
PSRR		$V_{IN} = 3.3 \text{ V}, V_{OUT} = 2.8 \text{ V},$ $I_{OUT} = 30 \text{ mA}$	f = 1 kHz		65		dB	
		1001 - 00 1114	f = 10 kHz		60			
			f = 100 kHz		43			
V _{NOISE}	Output noise voltage	$BW = 100 \text{ Hz to } 100 \text{ kHz}, \text{ V}$ $I_{OUT} = 10 \text{ mA}$	$V_{\rm IN} = 2.3 \text{ V}, \text{ V}_{\rm OUT} = 1.8 \text{ V},$		55		μV_{RMS}	
t _{STR}	Start-up time	$C_{OUT} = 1 \ \mu F$, $I_{OUT} = 150 \ mA$	A		100		μs	
I _{SC}	Short current limit	$V_{IN} = min (V_{OUT(NOM)} + 1 V,$	V _{IN} = min (V _{OUT(NOM)} + 1 V, 5.5 V), V _{OUT} = 0 V		40		mA	
V _{HI}	Enable high (enabled)			0.9		V _{IN}	V	
V _{LO}	Enable low (disabled)			0		0.4	V	
I _{EN}	EN pin current	EN = 5.5 V			0.01		μA	
R _{PULLDOWN}	Pulldown resistor				120		Ω	
UVLO	Undervoltage lockout	V _{IN} rising			1.6		V	

TEXAS INSTRUMENTS

www.ti.com

6.6 Typical Characteristics


At operating temperature range ($T_J = -40^{\circ}C$ to 85°C), $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 1.7 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, and $C_{OUT} = 1$ µF, unless otherwise noted.





Typical Characteristics (continued)


At operating temperature range ($T_J = -40^{\circ}C$ to 85°C), $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 1.7 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, and $C_{OUT} = 1$ μ F, unless otherwise noted.





Typical Characteristics (continued)

At operating temperature range ($T_J = -40^{\circ}C$ to 85°C), $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 1.7 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, and $C_{OUT} = 1$ μ F, unless otherwise noted.





7 Detailed Description

7.1 Overview


TLV717P

SBVS176B-OCTOBER 2011-REVISED APRIL 2016

The TLV717P belongs to a new family of next-generation value low-dropout (LDO) regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise, very good PSRR with little ($V_{IN} - V_{OUT}$) headroom, make this family of devices ideal for RF portable applications.

This family of regulators offers current foldback. Device operating junction temperature is -40°C to 85°C.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Current Limit

The TLV717P has an internal foldback current limit that helps to protect the regulator during fault conditions. The current supplied by the device is gradually throttled down as the output voltage decreases. When the output is shorted, the LDO supplies a typical current of 40 mA. Output voltage is not regulated when the device is in current limit, and is $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The advantage of foldback current limit is that the I_{LIMIT} value is less than the fixed current limit. Therefore, the power that the PMOS pass transistor dissipates [($V_{IN} - V_{OUT}$) × I_{LIMIT}] is much less.

The TLV717P PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.



Feature Description (continued)

7.3.2 Shutdown

The enable pin (EN) is active high. The device is enabled when the voltage at the EN pin goes above 0.9 V. This relatively lower voltage value required to turn the LDO on can be exploited to power the LDO with a GPIO of recent processors whose GPIO logic 1 voltage level is lower than traditional microcontrollers. The device is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is not required, EN can be connected to the IN pin.

7.3.3 Undervoltage Lockout (UVLO)

The TLV717P uses an undervoltage lockout circuit (UVLO = 1.6 V) to keep the output shut off until the internal circuitry operates properly.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO rising voltage and has not decreased below the UVLO falling threshold.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and not decreased below the enable falling threshold.
- The output current is less than the current limit.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout may result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO falling voltage, or has not yet exceeded the UVLO rising threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.

When the device is disabled, the active pulldown resistor discharges the output.

Table 1 lists the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison						
OPERATING MODE	PARAMETER					
OPERATING MODE	V _{IN} V _{EN}		Ι _{ΟυΤ}			
Normal mode	$V_{IN} > V_{OUT}(nom) + V_{DO}$ and $V_{IN} > UVLO_{RISE}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{LIM}			
Dropout mode	$UVLO_{RISE} < V_{IN} < V_{OUT}(nom) + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{LIM}			
Disabled mode (any true condition disables the device)	V _{IN} < UVLO _{FALL}	$V_{EN} < V_{EN(LO)}$	_			

Table 4 Device Freedievel Mede Oemmerieer



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV717P is a low-dropout regulator (LDO) with low quiescent current that delivers excellent line and load transient performance. This LDO regulator offers a foldback current limit. The operating junction temperature of this device series is -40°C to 85°C.

8.2 Typical Application




Figure 15. Typical Application Circuit

8.2.1 Design Requirements

Table 2 lists the parameters for this application.

	9
PARAMETER	DESIGN REQUIREMENT
Input voltage	3.8 V
Output voltage	2.8 V ±1%
Output current	30 to 150 mA

Table 2. Design Parameters

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

TI recommends X5R- and X7R-type ceramic capacitors because they have minimal variation in value and equivalent series resistance (ESR) over temperature. The TLV717P is designed to be stable with an effective capacitance of 0.1 μ F or larger at the output, though TI recommends a 1- μ F ceramic capacitor for typical applications. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 μ F. This effective capacitance refers to the capacitance that the LDO detects under operating bias voltage and temperature derating into consideration. In addition to allowing the use of cheaper dielectrics, this capability of being stable with 0.1- μ F effective capacitance also enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications. Using a 0.1- μ F rated capacitor at the LDO output does not ensure stability because the effective capacitance under the specified operating conditions would be less than 0.1 μ F. Maximum ESR should be less than 200 mΩ.

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1-\mu$ F to $1-\mu$ F, low ESR capacitor across the IN and GND pins of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2 Ω , a $0.1-\mu$ F input capacitor may be necessary to ensure stability.

TLV717P

SBVS176B-OCTOBER 2011-REVISED APRIL 2016




8.2.2.2 Dropout Voltage

The TLV717P uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the R_{DS(ON)} of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout.

8.2.2.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

8.2.3 Application Curves





9 Power Supply Recommendations

Connect a low-output impedance power supply directly to the IN pin of the TLV717P. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during start-up or load transient events. If inductive impedances are unavoidable, use an input capacitor.

10 Layout

10.1 Layout Guidelines

Input and output capacitors should be placed as close to the device pins as possible. To improve AC performance (such as PSRR, output noise, and transient response), TI recommends designing the board with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection should be connected directly to the device GND pin. High ESR capacitors may degrade PSRR performance.

10.2 Layout Example




Figure 18. Recommended Layout Example

10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to ambient air. Performance data for JEDEC-low and high-K boards are given in *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition, plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 1.

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}}$$

(1)

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV717P. SLVU553 details the design kits and evaluation modules for TLV71733PEVM-072.

The EVM can be requested at the Texas Instruments website through the TLV717P product folder, or purchased directly from the TI eStore.

11.1.2 Device Nomenclature

Table 3. Device Nomenclature⁽¹⁾

PRODUCT	V _{OUT}
TLV717 xx(x)Pyyyz	 XX(X) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 475 = 4.75 V). P indicates an active output discharge feature. All members of TLV717P family will actively discharge the output when the device is disabled. YYY is the package designator. Z is the package quantity. R is for 3000 pieces, T is for 250 pieces.

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

TLV71733PEVM-072 Evaluation Module user guide, SLVU553

11.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV71712PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	UX	Samples
TLV71712PDQNR3	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UX	Samples
TLV71712PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	UX	Samples
TLV71713PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VC	Samples
TLV71713PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VC	Samples
TLV71715PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	UY	Samples
TLV71715PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	UY	Samples
TLV717185PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VN	Samples
TLV717185PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VN	Samples
TLV71718PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	UZ	Samples
TLV71718PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	UZ	Samples
TLV71721PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AR	Samples
TLV71721PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AR	Samples
TLV71725PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VA	Samples
TLV71725PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VA	Samples
TLV71727PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AS	Samples
TLV71727PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AS	Samples
TLV717285PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM		VE	Samples
TLV717285PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VE	Samples
TLV71728PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VD	Samples



10-Dec-2020

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TLV71728PDQNR3	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VD	Samples
TLV71728PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VD	Samples
TLV71729PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VI	Samples
TLV71729PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VI	Samples
TLV71730PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VF	Samples
TLV71730PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VF	Samples
TLV71733PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VG	Samples
TLV71733PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VG	Samples
TLV71736PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VH	Samples
TLV71736PDQNT	ACTIVE	X2SON	DQN	4	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VH	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	-	Package		SPQ	Reel	Reel	A0	B0	KO	P1	W	Pin1
	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
TLV71712PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71712PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV71712PDQNR3	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q3
TLV71712PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71713PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV71713PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71713PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71715PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71715PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV717185PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV717185PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71718PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71718PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71721PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71721PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71725PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION



www.ti.com


6-Oct-2023

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV71725PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71725PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71725PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV71727PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71727PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV717285PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV717285PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71728PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71728PDQNR3	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q3
TLV71728PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71729PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71729PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71730PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71730PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71733PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71733PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71736PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV71736PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2



PACKAGE MATERIALS INFORMATION

6-Oct-2023



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV71712PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71712PDQNR	X2SON	DQN	4	3000	183.0	183.0	20.0
TLV71712PDQNR3	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71712PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71713PDQNR	X2SON	DQN	4	3000	183.0	183.0	20.0
TLV71713PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71713PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71715PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71715PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV717185PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV717185PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71718PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71718PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71721PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71721PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71725PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71725PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71725PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0

PACKAGE MATERIALS INFORMATION



www.ti.com

6-Oct-2023

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV71725PDQNT	X2SON	DQN	4	250	183.0	183.0	20.0
TLV71727PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71727PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV717285PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV717285PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71728PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71728PDQNR3	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71728PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71729PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71729PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71730PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71730PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71733PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71733PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0
TLV71736PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV71736PDQNT	X2SON	DQN	4	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




DQN0004A

PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 1. per ASME Y14.5M.
- 2.
- This drawing is subject to change without notice. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance. 3.
- Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes. 4.
- Shape of exposed side leads may differ. 5.
- Number and location of exposed tie bars may vary. 6.




DQN0004A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.




DQN0004A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated