

# 36-Mbit (1M × 36) Pipelined Sync SRAM

#### **Features**

- Supports bus operation up to 250 MHz
- Available speed grade is 250 MHz
- Registered inputs and outputs for pipelined operation
- 2.5-V core power supply
- 2.5-V I/O power supply
- Fast clock-to-output times □ 2.5 ns (for 250-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Single-cycle Chip Deselect
- CY7C1440KV25 available in Pb-free 165-ball FBGA package.
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" Sleep Mode Option

## **Functional Description**

The CY7C1440KV25 SRAM integrates 1M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE<sub>1</sub>), depth-expansion Chip Enables (CE2 and CE3), Burst Control inputs (ADSC,  $\overline{ADSP}$ , and  $\overline{ADV}$ ), Write Enables ( $\overline{BW}_X$ , and  $\overline{BWE}$ ), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin  $(\overline{ADV})$ .

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one, two or four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1440KV25 operates from a +2.5 V core power supply while all outputs may operate with a +2.5 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.


## Selection Guide

Description	250 MHz	Unit	
Maximum access time		2.5	ns
Maximum operating current	× 36	240	mA

**Cypress Semiconductor Corporation** Document Number: 001-94719 Rev. \*D



# Logic Block Diagram - CY7C1440KV25





## **Contents**

Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	
Single Write Accesses Initiated by ADSC	
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	
Truth Table	8
Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	10
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	10
TAP REGISTERS	10
TAP Instruction Set	11
TAP Controller State Diagram	12
TAP Controller Block Diagram	13
TAP Timing	13
TAP AC Switching Characteristics	14
2.5 V TAP AC Test Conditions	15
2.5 V TAP AC Output Load Equivalent	15
TAP DC Electrical Characteristics	
and Operating Conditions	15

Identification Register Definitions	16
Scan Register Sizes	16
Instruction Codes	16
Boundary Scan Order	17
Maximum Ratings	
Operating Range	
Neutron Soft Error Immunity	
Electrical Characteristics	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	21
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	28
Document History Page	29
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	
• •	



# **Pin Configurations**

Figure 1. 165-ball FBGA (15  $\times$  17  $\times$  1.4 mm) Pinout CY7C1440KV25 (1M  $\times$  36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE <sub>1</sub>	BW <sub>C</sub>	BW <sub>B</sub>	CE <sub>3</sub>	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	BW <sub>D</sub>	BW <sub>A</sub>	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC/1G	$DQP_B$
D	$DQ_C$	DQ <sub>C</sub>	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
G	$DQ_C$	$DQ_C$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	NC	Α	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	DQP <sub>A</sub>
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input-Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. A1:A0 are fed to the two-bit counter.
$\overline{\underline{BW}}_A, \overline{BW}_B, \overline{BW}_C,$	Input-Synchronous	<b>Byte Write Select Inputs, active LOW</b> . Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input-Synchronous	<b>Global Write Enable Input, active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $BW_X$ and $BWE$ ).
BWE	Input-Synchronous	<b>Byte Write Enable Input, active LOW.</b> Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input-Synchronous	<b>Chip Enable 1 Input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device. ADSP is ignored if $CE_1$ is HIGH. $\overline{CE}_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input-Synchronous	<b>Chip Enable 2</b> Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device. $CE_2$ is sampled only when a new external address is loaded.
CE₃	Input-Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device. Not connected for BGA. Where referenced, $CE_3$ is assumed active throughout this document for BGA. $CE_3$ is sampled only when a new external address is loaded.
ŌĒ	Input-Asynchronous	<b>Output Enable, asynchronous input, active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input-Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input-Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When $\overline{ADSP}$ and $\overline{ADSC}$ are both asserted, only $\overline{ADSP}$ is recognized. $\overline{ASDP}$ is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Input-Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input-Asynchronous	<b>ZZ</b> "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQPs	I/O-Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$ . When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and $\overline{\text{DQP}}_X$ are placed in a tristate condition.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{SS}$	Ground	Ground for the core of the device.
$V_{SSQ}$	I/O Ground	Ground for the I/O circuitry.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.



## Pin Definitions (continued)

Name	I/O	Description
MODE	Input-Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
TDO	JTAG serial output Synchronous	<b>Serial data-out to the JTAG circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be disconnected.
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to $V_{DD}$ .
TMS	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to $V_{\rm DD}$ .
TCK	JTAG-Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to $V_{\rm SS}$ .
NC	-	No Connects. Not internally connected to the die
NC/72M, NC/144M, NC/288M, NC/576, NC/1G	-	<b>No Connects</b> . Not internally connected to the die. 72M, 144M, 288M, 576M and 1G are address expansion pins are not internally connected to the die.

## **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CO}$ ) is 2.5 ns (250-MHz device).

The CY7C1440KV25 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium processors. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable  $(\overline{BWE})$  and Byte Write Select  $(\overline{BW_X})$  inputs. A Global Write Enable  $(\overline{GW})$  overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

## Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (3) the Write signals ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ ) are all deserted HIGH.  $\overline{\text{ADSP}}$  is ignored if  $\overline{\text{CE}}_1$  is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers.

At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 2.5 ns (250-MHz device) if  $\overline{OE}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the  $\overline{OE}$  signal. Consecutive single Read cycles are supported. Once the  $\underline{SRAM}$  is  $\underline{deselected}$  at clock rise by the chip select and either  $\overline{ADSP}$  or  $\overline{ADSC}$  signals, its output will tristate immediately.

## Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The Write signals ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_X$ ) and  $\overline{\text{ADV}}$  inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ -triggered Write accesses require two clock cycles to complete. If  $\overline{\text{GW}}$  is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory  $\underline{\text{array}}$ . If  $\underline{\text{GW}}$  is HIGH, then the Write operation is controlled by  $\underline{\text{BWE}}$  and  $\underline{\text{BW}}_X$  signals.

The CY7C1440KV25 provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{\chi}$ ) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1440KV25 is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tristate the output drivers. As a safety precaution, DQs are automatically tristated whenever a Write cycle is detected, regardless of the state of OE.



## Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted HIGH, (3)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and BW<sub>X</sub>) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1440KV25 is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tristate the output drivers. As a safety precaution, DQs are automatically tristated whenever a Write cycle is detected, regardless of the state of  $\overline{OE}$ .

## **Burst Sequences**

The CY7C1440KV25 provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{\text{ADV}}$  LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock

cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ,  $\overline{ADSP}$ , and  $\overline{ADSC}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

### **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

## **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	75	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
$t_{ZZI}$	ZZ Active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns



## **Truth Table**

The truth table for CY7C1440KV25 follows. [1, 2, 3, 4, 5, 6]

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Χ	L–H	Tristate
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Χ	L–H	Tristate
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Χ	L–H	Tristate
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Χ	L–H	Tristate
Deselect Cycle, Power Down	None	L	Х	Н	L	Н	L	Х	Х	Χ	L–H	Tristate
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Χ	Х	Tristate
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tristate
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Χ	L–H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tristate
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tristate
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tristate
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tristate
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tristate
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
   WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.
   The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   BGA package has only two chip selects CE<sub>1</sub> and CE<sub>2</sub>.
   The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



## **Truth Table for Read/Write**

The Truth Table for Read/Write for CY7C1440KV25 follows. [7, 8, 9]

Function (CY7C1440KV25)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C $-$ (DQ $_{C}$ and DQP $_{C}$ )	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

<sup>Notes
7. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
8. BWx represents any byte write signal. To enable any byte write BW<sub>x</sub>, a Logic LOW signal should be applied at clock rise. Any number of bye writes can be enabled at the same time for any given write.
9. This table only lists a partial listing of the byte write combinations. Any combination of BW<sub>x</sub> is valid. Appropriate write will be done based on which byte write is active.</sup> 



## IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1440KV25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with IEEE Standard 1149.1. The TAP operates using JEDEC-standard 2.5 V I/O logic level.

The CY7C1440KV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

## Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW(Vss) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

## **Test Access Port (TAP)**

## Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 12. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 16). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

## Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

## **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 13. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

## Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (Vss) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 17 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 16.



## **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes on page 16. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured

correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the clock captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required — that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tristate", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.


## Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




# **TAP Controller State Diagram**

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.






# **TAP Controller Block Diagram**



# **TAP Timing**

Figure 2. TAP Timing





# **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [10, 11]	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK Clock Cycle Time	50	_	ns
t <sub>TF</sub>	TCK Clock Frequency	_	20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20	_	ns
t <sub>TL</sub>	TCK Clock LOW time	20	_	ns
Output Times		•		
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid	_	10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0	_	ns
Setup Times		•		
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5	_	ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5	_	ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns
Hold Times		•		
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5	_	ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5	_	ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5	_	ns

#### Notes

<sup>10.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.


11. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 2 \text{ V/ns}$  (Slew Rate).



## 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall times (Slew Rate)	2 V/ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C <  $T_A$  < +70 °C;  $V_{DD}$  = 2.5 V  $\pm$  0.125 V unless otherwise noted)

Parameter [12]	Description	Tes	t Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	V <sub>DDQ</sub> = 2.5 V	1.7	_	V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 2.5 V	2.1	_	V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5 V	-	0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH Voltage	_	V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage	_	V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$		-5	5	μA

 $<sup>\</sup>label{eq:Note} \mbox{12. All voltages referenced to $V_{SS}$ (GND)}.$ 



# **Identification Register Definitions**

Instruction Field	CY7C1440KV25 (1M × 36)	Description
Revision Number (31:29)	000	Describes the version number.
Device Depth (28:24)	01011	Reserved for Internal Use
Architecture/Memory Type (23:18)	000000	Defines memory type and architecture
Bus Width/Density (17:12)	100111	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.

# **Scan Register Sizes**

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary Scan Order (165-ball FBGA package)	89

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



# **Boundary Scan Order**

165-ball FBGA [13, 14]

## CY7C1440KV25 (1M × 36)

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11

Bit #	Ball ID
26	E11
27	D11
28	G10
29	F10
30	E10
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	В9
39	C10
40	A8
41	B8
42	A7
43	В7
44	B6
45	A6
46	B5
47	A5
48	A4
49	B4
50	В3

Bit#	Ball ID
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2

Bit #	Ball ID
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Notes
13. Balls which are NC (No Connect) are Pre-Set LOW.
14. Bit# 89 is Pre-Set HIGH.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

device. These user galdelines are not tested.
Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied–55 °C to +125 °C
Supply Voltage on $\rm V_{DD}$ Relative to GND $$ –0.5 V to +3.6 V $$
Supply Voltage on $\rm V_{DDQ}$ Relative to GND $$ –0.5 V to +V $_{DD}$
DC Voltage Applied to Outputs in Tristate0.5 V to V <sub>DDQ</sub> + 0.5 V
DC Input Voltage0.5 V to $V_{DD}$ + 0.5 V
Current into Outputs (LOW)20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)
Latch-up Current > 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Industrial	–40 °C to +85 °C	2.5 V <u>+</u> 5%	2.5 V – 5% to V <sub>DD</sub>

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical Single-Bit Upsets	25 °C	<5	5	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single Event Latch up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

## **Electrical Characteristics**

Over the Operating Range

#### **DC Electrical Characteristics**

Over the Operating Range

Parameter [15, 16]	Description	Test Conditions	Min	Max	Unit
$V_{DD}$	Power Supply Voltage		2.375	2.625	٧
$V_{\mathrm{DDQ}}$	I/O Supply Voltage	for 2.5 V I/O	2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH Voltage	for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	_	V
V <sub>OL</sub>	Output LOW Voltage	for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[15]</sup>	for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
$V_{IL}$	Input LOW Voltage[15]	for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>	-30	_	μΑ
		Input = V <sub>DD</sub>	_	5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>	-5	_	μΑ
		Input = V <sub>DD</sub>	_	30	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ_i}$ Output Disabled	-5	5	μΑ

### Notes

<sup>15.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 16. TPower-up: Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## **Electrical Characteristics**

Over the Operating Range

## **DC Electrical Characteristics** (continued)

Over the Operating Range

Parameter [15, 16]	Description	Test Conditions		Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	$V_{DD} = Max$ , $I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{CYC}$	4-ns cycle, 250 MHz	_	240	mA
I <sub>SB1</sub>	Automatic CE Power-down Current – TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX} = 1/t_{CYC}$	All speeds	-	90	mA
I <sub>SB2</sub>	Automatic CE Power-down Current – CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0	All speeds	_	80	mA
I <sub>SB3</sub>	Automatic CE Power-down Current – CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ $f = f_{MAX} = 1/t_{CYC}$	All speeds	-	90	mA
I <sub>SB4</sub>	Automatic CE Power-down Current – TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All speeds	_	80	mA

# Capacitance

Parameter [17]	Description	Test Conditions	165-ball FBGA Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz}, V_{DD}/V_{DDQ} = 2.5  \text{V}$	5	pF
C <sub>CLK</sub>	Clock input capacitance		5	pF
C <sub>I/O</sub>	Input/Output capacitance		5	pF

## **Thermal Resistance**

Parameter [17]	Description	Test Condit	tions	165-ball FBGA Package	Unit
$\Theta_{JA}$	Thermal resistance		With Still Air (0 m/s)	14.24	°C/W
(junct		Imeasuring mermai impedance, p	With Air Flow (1 m/s)	12.47	°C/W
			With Air Flow (3 m/s)	11.40	°C/W
$\Theta_{JC}$	Thermal resistance (junction to case)			3.92	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)			7.19	°C/W


Document Number: 001-94719 Rev. \*D

Note
17. Tested initially and after any design or process change that may affect these parameters.



# **AC Test Loads and Waveforms**

## Figure 3. AC Test Loads and Waveforms





# **Switching Characteristics**

Over the Operating Range

Parameter [18, 19]	Description	-2	-250		
Parameter [10, 10]	Description	Min	Max	lax Unit	
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first Access <sup>[20]</sup>	1	-	ms	
Clock					
t <sub>CYC</sub>	Clock Cycle Time	4.0	-	ns	
t <sub>CH</sub>	Clock HIGH	1.5	-	ns	
t <sub>CL</sub>	Clock LOW	1.5	-	ns	
Output Times					
t <sub>CO</sub>	Data Output Valid After CLK Rise	-	2.5	ns	
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.0	_	ns	
t <sub>CLZ</sub>	Clock to Low Z [21, 22, 23]	1.0	_	ns	
t <sub>CHZ</sub>	Clock to High Z [21, 22, 23]	-	2.6	ns	
t <sub>OEV</sub>	OE LOW to Output Valid	-	2.6	ns	
t <sub>OELZ</sub>	OE LOW to Output Low Z [21, 22, 23]	0	_	ns	
t <sub>OEHZ</sub>	OE HIGH to Output High Z [21, 22, 23]	-	2.6	ns	
Setup Times		<u>.</u>		•	
t <sub>AS</sub>	Address Setup Before CLK Rise	1.2	_	ns	
t <sub>ADS</sub>	ADSC, ADSP Setup Before CLK Rise	1.2	_	ns	
t <sub>ADVS</sub>	ADV Setup Before CLK Rise	1.2	_	ns	
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> Setup Before CLK Rise	1.2	_	ns	
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.2	_	ns	
t <sub>CES</sub>	Chip Enable Setup Before CLK Rise	1.2	_	ns	
Hold Times		<u>.</u>		•	
t <sub>AH</sub>	Address Hold After CLK Rise	0.3	_	ns	
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	0.3	_	ns	
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.3	_	ns	
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> Hold After CLK Rise	0.3	_	ns	
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.3	_	ns	
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.3	_	ns	

Notes

18. Timing reference level is 1.25 V when V<sub>DDQ</sub> = 2.5 V.

19. Test conditions shown in (a) of Figure 3 on page 20 unless otherwise noted.

20. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.

<sup>21.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 3 on page 20. Transition is measured ± 200 mV from steady-state voltage.


22. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.

23. This parameter is sampled and not 100% tested.



# **Switching Waveforms**

Figure 4. Read Cycle Timing [24]




Note 24. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.



# Switching Waveforms (continued)

Figure 5. Write Cycle Timing [25, 26]



#### Notes


<sup>25.</sup> On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.

<sup>26.</sup> Full width write can be initiated by either  $\overline{\text{GW}}$  LOW; or by  $\overline{\text{GW}}$  HIGH,  $\overline{\text{BWE}}$  LOW and  $\overline{\text{BW}}_X$  LOW.



# Switching Waveforms (continued)

Figure 6. Read/Write Cycle Timing  $^{[27,\ 28,\ 29]}$ 




## Notes

<sup>27.</sup> On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 28. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 29.  $\overline{GW}$  is HIGH.



# Switching Waveforms (continued)

Figure 7. ZZ Mode Timing  $^{[30,\ 31]}$ 



<sup>30.</sup> Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 31. DQs are in high Z when exiting ZZ sleep mode.




## **Ordering Information**

Table 1 lists the ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a>. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a>.

Table 1. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
250	CY7C1440KV25-250BZXI	51-85195	165-ball FBGA (15 × 17 × 1.4mm) Pb-free	Industrial


## **Ordering Code Definitions**







# **Package Diagram**

Figure 8. 165-ball FBGA ((15 × 17 × 1.40 mm) 0.50 Ball Diameter) Package Outline, 51-85195







51-85195 \*D



# **Acronyms**

Table 2. Acronyms Used in this Document

Acronym	Description	
CMOS	Complementary Metal Oxide Semiconductor	
CE	Chip Enable	
FBGA	Fine-Pitch Ball Grid Array	
I/O	Input/Output	
JTAG	Joint Test Action Group	
LSB	Least Significant Bit	
MSB	Most Significant Bit	
ŌĒ	Output Enable	
SRAM	Static Random Access Memory	
TCK	Test Clock	
TDI	Test Data-In	
TDO	Test Data-Out	
TMS	Test Mode Select	
TTL	Transistor-Transistor Logic	
WE	Write Enable	

# **Document Conventions**

## **Units of Measure**

Table 3. Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	microampere	
μs	microsecond	
mA	milliampere	
mm	millimeter	
ms	millisecond	
mV	millivolt	
ns	nanosecond	
%	percent	
pF	picofarad	
V	volt	
W	watt	



# **Document History Page**

	Document Title: CY7C1440KV25, 36-Mbit (1M × 36) Pipelined Sync SRAM Document Number: 001-94719					
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
*B	4680529	PRIT	04/10/2015	Changed status from Preliminary to Final.		
*C	4757974	DEVM	05/07/2015	Updated Functional Overview: Updated ZZ Mode Electrical Characteristics: Changed maximum value of I <sub>DDZZ</sub> parameter from 89 mA to 75 mA.		
*D	5331734	PRIT	06/30/2016	Updated Neutron Soft Error Immunity: Updated values in "Typ" and "Max" columns corresponding to LSBU parameter. Updated to new template.		



## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

## **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

## **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-94719 Rev. \*D