# **Small Signal MOSFET**

20 V, 540 mA / -20 V, -430 mA Complementary N- and P-Channel MOSFETs with Integrated Pull Up/Down Resistor and ESD Protection

#### **Features**

- Leading Trench Technology for Low RDS(on) Performance
- High Efficiency System Performance
- Low Threshold Voltage
- Integrated G-S Resistor on Both Devices
- ESD Protected Gate
- Small Footprint 1.6 x 1.6 mm
- These are Pb-Free Devices

### **Applications**

- Load/Power Switching with Level Shift
- Portable Electronic Products such as GPS, Cell Phones, DSC, PMP, Bluetooth Accessories

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise specified)

Para	Symbol	Value	Unit			
Drain-to-Source Voltaç	V <sub>DSS</sub>	20	V			
Gate-to-Source Voltag	$V_{GS}$	±6	V			
N-Channel Continu-	Steady	T <sub>A</sub> = 25°C		540		
ous Drain Current (Note 1)	State	$T_A = 85^{\circ}C$		390		
	t ≤ 5 s	T <sub>A</sub> = 25°C	I_	570	mA	
P-Channel Continu-	Steady	$T_A = 25^{\circ}C$	I <sub>D</sub>	-430	ША	
ous Drain Current (Note 1)	State	T <sub>A</sub> = 85°C		-310		
,	t ≤ 5 s	$T_A = 25^{\circ}C$		-455		
Power Dissipation (Note 1)	Steady State T asso		P <sub>D</sub>	250	mW	
, ,	t ≤ 5 s	$T_A = 25^{\circ}C$	r D	280	11100	
Pulsed Drain Current	N-Channel			1500		
	P-Channel	t <sub>p</sub> = 10 μs	I <sub>DM</sub>	-750	mA	
Operating Junction and	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C			
Source Current (Body I	I <sub>S</sub>	350	mA			
Lead Temperature for S (1/8" from case for 1	TL	260	°C			

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq [1 oz] including traces).




### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> Max (Note 1)
	0.55 Ω @ 4.5 V	
N-Channel 20 V	0.7 Ω @ 2.5 V	540 mA
20 1	0.9 Ω @ 1.8 V	
2	0.9 Ω @ -4.5 V	
P-Channel -20 V	1.2 Ω @ -2.5 V	–430 mA
	2.0 Ω @ -1.8 V	

#### PINOUT: SOT-563





ZC = Specific Device Code

M = Date Code ■ Pb–Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTZD3156CT1G	SOT-563	4000 / Tape & Reel
NTZD3156CT2G	SOT-563	4000 / Tape & Reel
NTZD3156CT5G	SOT-563	8000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **Thermal Resistance Ratings**

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 2)	$R_{ heta JA}$	116	°C/W
Junction-to-Ambient - t = 5 s (Note 2)		304	

<sup>2.</sup> Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

#### **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	N/P	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	N	V <sub>GS</sub> = 0 V	I <sub>D</sub> = 250 μA	20			V
		Р	1	I <sub>D</sub> = -250 μA	-20			
Drain-to-Source Breakdown Voltage Temperature Coefficient	V(BR)DSS/TJ					20		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V	T <sub>J</sub> = 25°C			1.0	μΑ
		Р	$V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$	1			-1.0	
		N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V	T <sub>J</sub> = 125°C			2.0	μΑ
		Р	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = - 16V	1			-5.0	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	N	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	±4.5 V			±50	μΑ
		Р	1				±50	
ON CHARACTERISTICS (Note 3)	•				•		•	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	N	$V_{GS} = V_{DS}$	I <sub>D</sub> = 250 μA	0.45		1.0	V
		Р		I <sub>D</sub> = -250 μA	-0.45		-1.0	
Gate Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>					2.0		-mV/°0
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	N	$V_{GS}$ = 4.5 V, $I_{D}$ = 540 mA $V_{GS}$ = -4.5 V, $I_{D}$ = -430 mA $V_{GS}$ = 2.5 V, $I_{D}$ = 500 mA			0.19	0.55	
		Р				0.39	0.9	
		N				0.26	0.7	
		Р	$V_{GS} = -2.5V, I_D = -2.5V$	-300 mA		0.53	1.2	Ω
		N	V <sub>GS</sub> = 1.8 V, I <sub>D</sub> = 3	350 mA		0.36	0.9	
		Р	V <sub>GS</sub> = -1.8V, I <sub>D</sub> = -	-150 mA		0.72	2.0	
Forward Transconductance	9FS	N	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5	540 mA		1.46		
		Р	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -430 mA			1.18		S
CHARGES, CAPACITANCES AND GA	ATE RESISTAN	ICE	•		•	•		_
Input Capacitance	C <sub>ISS</sub>					72		
Output Capacitance	C <sub>OSS</sub>	N	f = 1 MHz, V <sub>GS</sub> V <sub>DS</sub> = 16 V	= 0 V /		13		
Reverse Transfer Capacitance	C <sub>RSS</sub>	1	V DS = 10 V			10		
Input Capacitance	C <sub>ISS</sub>					93		pF
Output Capacitance	C <sub>OSS</sub>	Р	$f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$ $V_{DS} = -16 \text{ V}$			15		
Reverse Transfer Capacitance	C <sub>RSS</sub>	1				11		

<sup>3.</sup> Pulse Test: pulse width ≤300 µs, duty cycle ≤2%


## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	N/P	Test Conditi	ion	Min	Тур	Max	Unit
CHARGES, CAPACITANCES	AND GATE RES	SISTAN	CE					
Total Gate Charge	Q <sub>G(TOT)</sub>		V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V; I <sub>D</sub> = 540 mA			1.39	2.5	
Threshold Gate Charge	Q <sub>G(TH)</sub>	N				0.1		
Gate-to-Source Charge	$Q_{GS}$					0.26		
Gate-to-Drain Charge	$Q_{GD}$					0.39		0
Total Gate Charge	Q <sub>G(TOT)</sub>					1.49	2.5	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	P	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V}$	V; I <sub>D</sub> = -430 mA		0.1		
Gate-to-Source Charge	$Q_{GS}$	1 "				0.3		
Gate-to-Drain Charge	$Q_GD$	1				0.37		
SWITCHING CHARACTERIST	TICS (V <sub>GS</sub> = V)	Note 4	)	<del></del>		-		
Turn-On Delay Time	t <sub>d(ON)</sub>	N	$V_{GS}$ = 4.5 V, $V_{DD}$ = 10 V, $I_{D}$ = 540 mA, $R_{G}$ = 10 $\Omega$			7.7		
Rise Time	t <sub>r</sub>	1				5.3		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	1				21		
Fall Time	t <sub>f</sub>	1				10		1
Turn-On Delay Time	t <sub>d(ON)</sub>	Р	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V}, I_D = -430 \text{ mA},$			9.2		ns
Rise Time	t <sub>r</sub>	1				6.5		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	1	R <sub>G</sub> = 10 Ω	2		29		
Fall Time	t <sub>f</sub>	1				19.5		
Drain-Source Diode Charact	eristics							-
Forward Diode Voltage	V <sub>SD</sub>	N	V 0V T 0500	I <sub>S</sub> = 350 mA		0.77	1.2	
		Р	$V_{GS} = 0 \text{ V, } T_J = 25^{\circ}\text{C}$ $I_S = -350 \text{ mA}$ $I_S = 350 \text{ mA}$			-0.77	-1.2	1 ,,
		N				0.65		V
		Р	$V_{GS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}$	$I_{S} = -350 \text{ mA}$		0.63		
Reverse Recovery Time	t <sub>RR</sub>	N	V <sub>GS</sub> = 0 V,	I <sub>S</sub> = 350 mA		9.4		
		Р	dIS/dt = 100 A/μs	$I_{S} = -350 \text{ mA}$		14.6		ns

<sup>4.</sup> Switching characteristics are independent of operating junction temperatures

### N-CHANNEL TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)


0.50



1.2  $V_{DS} \ge 10 \text{ V}$ 1.0  $V_{DS} \ge 10 \text{$ 

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Gate-to-Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

# $\textbf{N-CHANNEL TYPICAL PERFORMANCE CURVES} \ \, (T_J = 25^{\circ}\text{C unless otherwise noted})$





Figure 7. Capacitance Variation



Q<sub>g</sub>, TOTAL GATE CHARGE (nC)

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current

### P-CHANNEL TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 11. On-Region Characteristics




Figure 12. Transfer Characteristics




Figure 13. On-Resistance versus Gate-to-Source Voltage




Figure 14. On-Resistance versus Drain Current and Gate Voltage




Figure 15. On-Resistance Variation with Temperature




Figure 16. Drain-to-Source Leakage Current versus Voltage

# $\textbf{P-CHANNEL TYPICAL PERFORMANCE CURVES} \ \, (T_J = 25^{\circ}C \ \, \text{unless otherwise noted})$





Figure 17. Capacitance Variation



Q<sub>g</sub>, TOTAL GATE CHARGE (nC)

Figure 18. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 19. Resistive Switching Time Variation versus Gate Resistance




Figure 20. Diode Forward Voltage versus Current

# MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS






#### SOT-563, 6 LEAD CASE 463A ISSUE H

**DATE 26 JAN 2021** 

#### NOTES:

- I. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.



#### RECOMMENDED MOUNTING FOOTPRINT\*

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 1 OF 2	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

### **SOT-563, 6 LEAD**

CASE 463A ISSUE H

**DATE 26 JAN 2021** 

STYLE 1: PIN 1. EMITTER 1 2. BASE 1 3. COLLECTOR 2 4. EMITTER 2 5. BASE 2 6. COLLECTOR 1	STYLE 2: PIN 1. EMITTER 1 2. EMITTER 2 3. BASE 2 4. COLLECTOR 2 5. BASE 1 6. COLLECTOR 1	STYLE 3: PIN 1. CATHODE 1 2. CATHODE 1 3. ANODE/ANODE 2 4. CATHODE 2 5. CATHODE 2 6. ANODE/ANODE 1
STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 5: PIN 1. CATHODE 2. CATHODE 3. ANODE 4. ANODE 5. CATHODE 6. CATHODE	STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE	STYLE 8: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SDURCE 5. DRAIN 6. DRAIN	STYLE 9: PIN 1. SDURCE 1 2. GATE 1 3. DRAIN 2 4. SDURCE 2 5. GATE 2 6. DRAIN 1
2, N/C 3 CATHONE 2	STYLE 11: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	

# GENERIC MARKING DIAGRAM\*



XX = Specific Device CodeM = Month Code= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 2 OF 2	

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales