

General Description

The MAX1197 is a 3V, dual, 8-bit analog-to-digital converter (ADC) featuring fully differential wideband trackand-hold (T/H) inputs, driving two ADCs. The MAX1197 is optimized for low-power, small size, and high-dynamic performance for applications in imaging, instrumentation and digital communications. This ADC operates from a single 2.7V to 3.6V supply, consuming only 120mW while delivering a typical signal-to-noise and distortion (SINAD) of 48.5dB at an input frequency of 30MHz and a sampling rate of 60Msps. The T/H-driven input stages incorporate 400MHz (-3dB) input amplifiers. The converters may also be operated with singleended inputs. In addition to low operating power, the MAX1197 features a 3mA sleep mode as well as a 0.1µA power-down mode to conserve power during idle periods.

An internal 2.048V precision bandgap reference sets the full-scale range of the ADC. A flexible reference structure allows the use of this internal or an externally applied reference, if desired, for applications requiring increased accuracy or a different input voltage range.

The MAX1197 features parallel, CMOS-compatible threestate outputs. The digital output format can be set to two's complement or straight offset binary through a single control pin. The device provides for a separate output power supply of 1.7V to 3.6V for flexible interfacing with various logic families. The MAX1197 is available in a 7mm x 7mm, 48-pin TQFP package, and is specified for the extended industrial (-40°C to +85°C) temperature range.

Pin-compatible lower and higher speed versions of the MAX1197 are also available. Refer to the MAX1195 data sheet for 40Msps and the MAX1198 data sheet for 100Msps. In addition to these speed grades, this family will include a multiplexed output version (MAX1196, 40Msps), for which digital data is presented time interleaved and on a single, parallel 8-bit output port.

For a 10-bit, pin-compatible upgrade, refer to the MAX1182 data sheet. With the N.C. pins of the MAX1197 internally pulled down to ground, this ADC becomes a drop-in replacement for the MAX1182.

Applications

Baseband I/Q Sampling Multichannel IF Sampling Ultrasound and Medical **Imaging** Battery-Powered

WLAN, WWAN, WLL, MMDS Modems Set-Top Boxes **VSAT Terminals**

Features

- ♦ Single 2.7V to 3.6V Operation
- **♦ Excellent Dynamic Performance** 48.5dB/45.3dB SINAD at f_{IN} = 30MHz/200MHz 69dBc/53.5dBc SFDR at $f_{IN} = 30MHz/200MHz$
- ◆ -72dB Interchannel Crosstalk at f_{IN} = 20MHz
- **♦ Low Power**

120mW (Normal Operation) 9mW (Sleep Mode) 0.3µW (Shutdown Mode)

- ♦ 0.05dB Gain and ±0.05° Phase Matching
- ♦ Wide ±1Vp-p Differential Analog Input Voltage Range
- ♦ 400MHz -3dB Input Bandwidth
- ♦ On-Chip 2.048V Precision Bandgap Reference
- ♦ User-Selectable Output Format—Two's Complement or Offset Binary
- ♦ Pin-Compatible 8-Bit and 10-Bit Upgrades Available


Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
|------------|----------------|-------------|
| MAX1197ECM | -40°C to +85°C | 48 TQFP-EP* |

^{*}EP = Exposed paddle

Functional Diagram and Pin Compatible Upgrades table appear at end of data sheet.

Pin Configuration



MIXIM

Instrumentation

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

| VDD, OVDD to GND | -0.3V to +3.6V |
|-------------------------------|----------------------------|
| OGND to GND | |
| | |
| INA+, INA-, INB+, INB- to GND | 0.3V to V _{DD} |
| REFIN, REFOUT, REFP, REFN, | |
| COM, CLK to GND | 0.3V to $(V_{DD} + 0.3V)$ |
| OE, PD, SLEEP, T/B, D7A-D0A, | |
| D7B-D0B to OGND | 0.3V to $(OV_{DD} + 0.3V)$ |

| Continuous Power Dissipation ($T_A = +70^{\circ}C$) | |
|---|----------------|
| 48-Pin TQFP (derate 12.5mW/°C above +7 | '0°C)1000mW |
| Operating Temperature Range | 40°C to +85°C |
| Junction Temperature | +150°C |
| Storage Temperature Range | 60°C to +150°C |
| Lead Temperature (soldering, 10s) | +300°C |
| | |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = OV_{DD} = 3V, 0.1 \mu F$ and $2.2 \mu F$ capacitors from REFP, REFN, and COM to GND; REFOUT connected to REFIN through a $10 k\Omega$ resistor, $V_{IN} = 2V_{P-P}$ (differential with respect to COM), $C_L = 10 pF$ at digital outputs, $f_{CLK} = 60 MHz$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. $\geq +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization. Typical values are at $T_A = +25^{\circ}C$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------------------|--------------------------|--|-----|-----------------------------|-----|-----------------|
| DC ACCURACY | • | | | | | |
| Resolution | | | 8 | | | Bits |
| Integral Nonlinearity | INL | f _{IN} = 7.5MHz (Note 1) | | ±0.3 | ±1 | LSB |
| Differential Nonlinearity | DNL | f _{IN} = 7.5MHz, no missing codes guaranteed (Note 1) | | ±0.2 | ±1 | LSB |
| Offset Error | | | | | ±4 | %FS |
| Gain Error | | | | | ±4 | %FS |
| Gain Temperature Coefficient | | | | ±100 | | ppm/°C |
| ANALOG INPUT | | | | | | |
| Differential Input Voltage Range | V _{DIFF} | Differential or single-ended inputs | | ±1.0 | | V |
| Common-Mode Input Voltage Range | V _{СМ} | | | V _{DD} / 2 ±0.2 | | ٧ |
| Input Resistance | R _{IN} | Switched capacitor load | | 95 | | kΩ |
| Input Capacitance | CIN | | | 5 | | рF |
| CONVERSION RATE | | | | | | - |
| Maximum Clock Frequency | fCLK | | 60 | | | MHz |
| Data Latency | | | | 5 | | Clock Cycles |
| DYNAMIC CHARACTERISTICS (| f _{CLK} = 60MHz | z, 4096-point FFT) | | | | 1 |
| | | f _{INA or B} = 7.5MHz at -1dB FS | | 48.7 | | |
| Signal to Naigo Patio | SNR | f _{INA or B} = 20MHz at -1dB FS | 47 | 48.7 | | dD |
| Signal-to-Noise Ratio | SINH | f _{INA or B} = 30MHz at -1dB FS | | 48.6 | | dB |
| | | f _{INA or B} = 115.1MHz at -1dB FS | | 48.3 | | |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=OV_{DD}=3V,~0.1\mu F$ and $2.2\mu F$ capacitors from REFP, REFN, and COM to GND; REFOUT connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2V_{P-P}$ (differential with respect to COM), $C_{L}=10pF$ at digital outputs, $f_{CLK}=60MHz$, $T_{A}=T_{MIN}$ to T_{MAX} , unless otherwise noted. $\geq +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization. Typical values are at $T_{A}=+25^{\circ}C$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
|---|-------------------|---|-------------|-----------------------------|-------|-------|--|
| | | f _{INA or B} = 7.5MHz at -1dB FS | | 48.6 | | | |
| Signal-to-Noise | OINIAD | f _{INA or B} = 20MHz at -1dB FS | 46.5 | 48.6 | | ı. | |
| and Distortion | SINAD | f _{INA or B} = 30MHz at -1dB FS | | 48.5 | | dB | |
| | | f _{INA or B} = 115.1MHz at -1dB FS | | 48.2 | | | |
| | | f _{INA or B} = 7.5MHz at -1dB FS | | 71 | | | |
| Spurious-Free | 0500 | f _{INA or B} = 20MHz at -1dB FS | 60 | 69 | | i.D. | |
| Dynamic Range | SFDR | f _{INA or B} = 30MHz at -1dB FS | | 69 | | dBc | |
| | | f _{INA or B} = 115.1MHz at -1dB FS | | 68 | | | |
| | | f _{INA or B} = 7.5MHz at -1dB FS | | -75 | | | |
| Third-Harmonic | LIDO | f _{INA or B} = 20MHz at -1dB FS | | -72 | | -10- | |
| Distortion | HD3 | f _{INA or B} = 30MHz at -1dB FS | | -72 | | dBc | |
| | | f _{INA or B} = 115.1MHz at -1dB FS | | -68 | | | |
| Intermodulation Distortion (First Five Odd-Order IMDs) | IMD | f _{IN1} (A or B) = 1.985MHz at -7dB FS f _{IN2} (A or B) = 2.029MHz at -7dB FS (Note 2) | | -70 | | dBc | |
| Third-Order Intermodulation Distortion | IM3 | f _{IN1(A or B)} = 1.985MHz at -7dB FS f _{IN2(A or B)} = 2.029MHz at -7dB FS (Note 2) | | -71.8 | | dBc | |
| | | f _{INA or B} = 7.5MHz at -1dB FS | -69 | | | | |
| Total Harmonic Distortion | TUD | f _{INA or B} = 20MHz at -1dB FS | | -67 -57 | | i.D. | |
| (First Four Harmonics) | THD | f _{INA or B} = 30MHz at -1dB FS | | -67 | | dBc | |
| | | f _{INA or B} = 115.1MHz at -1dB FS | | -65 | | | |
| Small-Signal Bandwidth | | Input at -20dB FS, differential inputs 500 | | | MHz | | |
| Full-Power Bandwidth | FPBW | Input at -1dB FS, differential inputs 400 | | | MHz | | |
| Gain Flatness (12MHz Spacing) | | f _{IN1(A or B)} = 106 MHz at -1dB FS f _{IN2(A or B)} = 118 MHz at -1dB FS (Note 3) 0.05 | | 0.05 | | dB | |
| Aperture Delay | t _{AD} | | | 1 | | ns | |
| Aperture Jitter | taj | 1dB SNR degradation at Nyquist 2 | | | psrms | | |
| Overdrive Recovery Time | | For 1.5 × full-scale input | | 2 | | ns | |
| INTERNAL REFERENCE (REFIN : | = REFOUT throu | igh 10k Ω resistor; REFP, REFN, and COM levels a | ire general | ed internall | y.) | | |
| Reference Output Voltage | VREFOUT | 2.048 ±3% | | | V | | |
| Positive Reference Output Voltage | VREFP | (Note 5) 2.012 | | | V | | |
| Negative Reference Output Voltage | V _{REFN} | (Note 5) 0.988 | | | V | | |
| Common-Mode Level | V _{COM} | (Note 5) | | V _{DD} / 2 ±0.1 | | V | |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=OV_{DD}=3V,\,0.1\mu F$ and $2.2\mu F$ capacitors from REFP, REFN, and COM to GND; REFOUT connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2V_{P-P}$ (differential with respect to COM), $C_L=10pF$ at digital outputs, $f_{CLK}=60MHz$, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. $\geq +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization. Typical values are at $T_A=+25^{\circ}C$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP MAX | UNITS |
|--|--|---|---|--------|
| Differential Reference Output Voltage Range | ΔV _{REF} | ΔVREF = VREFP - VREFN | 1.024 ±3% | V |
| Reference Temperature Coefficient | TC _{REF} | | ±100 | ppm/°C |
| BUFFERED EXTERNAL REFERE | NCE (V _{REFIN} | = 2.048V) | | |
| Positive Reference Output Voltage | VREFP | (Note 5) | 2.012 | V |
| Negative Reference Output Voltage | VREFN | (Note 5) | 0.988 | V |
| Common-Mode Level | V _C OM | (Note 5) | V _{DD} / 2 ±0.1 | V |
| Differential Reference Output Voltage Range | ΔV _{REF} | ΔVREF = VREFP - VREFN | 1.024 ±2% | V |
| REFIN Resistance | RREFIN | | 750 | ΜΩ |
| Maximum REFP, COM Source Current | ISOURCE | | 5 | mA |
| Maximum REFP, COM Sink Current | Isink | | -250 | μΑ |
| Maximum REFN Source Current | ISOURCE | | 250 | μΑ |
| Maximum REFN Sink Current | ISINK | | -5 | mA |
| UNBUFFERED EXTERNAL REFER | ENCE (V _{REFII} | $_{N}$ = AGND, reference voltage applied to REFP, R | EFN, and COM) | |
| REFP, REFN Input Resistance | R _{REFP} , R _{REFN} | Measured between REFP, COM, REFN, and COM | 4 | kΩ |
| REFP, REFN, COM Input Capacitance | CIN | | 15 | pF |
| Differential Reference Input Voltage Range | ΔV_{REF} | ΔV _{REF} = V _{REFP} - V _{REFN} | 1.024 ±10% | V |
| COM Input Voltage Range | Vсом | | V _{DD} / 2 ±5% | V |
| REFP Input Voltage | VREFP | | V _{COM} + ΔV _{REF} / 2 | V |
| REFN Input Voltage | VREFN | | VCOM - ΔV _{REF} / 2 | V |
| DIGITAL INPUTS (CLK, PD, $\overline{\text{OE}}$, | SLEEP, T/B) | | | |
| Input High Threshold | V··· | CLK | 0.8 × V _{DD} | V |
| IIIput Algii IIIIesfiola | VIH | PD, $\overline{\text{OE}}$, SLEEP, T/B | 0.8 × OV _{DD} | V |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=OV_{DD}=3V,\,0.1\mu F$ and $2.2\mu F$ capacitors from REFP, REFN, and COM to GND; REFOUT connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2V_{P-P}$ (differential with respect to COM), $C_L=10pF$ at digital outputs, $f_{CLK}=60MHz$, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. $\geq +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization. Typical values are at $T_A=+25^{\circ}C$.)

| Input Low Threshold | PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|------------------------------------|-------------------|--|-----|-----------|-----|-------|
| PD, OE, SLEEP, T/B | Japant Low Threshold | V | CLK | | | | \/ |
| I | Input Low Trireshold | VIL | PD, \overline{OE} , SLEEP, T/B | | | | V |
| I | Input Hysteresis | V _{HYST} | | | 0.15 | | V |
| III. VII. = 0 5 | Input Leakage | l _{IH} | $V_{IH} = V_{DD} = OV_{DD}$ | | | ±20 | Δ |
| Digital Output S (D7A-D0A, D7B-D0B) Output Voltage Low Vol. ISINK = -200μA OVDD | iliput Leakage | IIL | $V_{IL} = 0$ | | | ±20 | μΑ |
| Output Voltage Low Vol. Isink = -200μA OVDD Voltage High VoH Isource = 200μA OVDD -0.2 Voltage High VoH Isource = 200μA OVDD -0.2 Voltage High VoH Isource = 200μA OVDD -0.2 Voltage Ringe VoD ©E = OVDD 5 pF | Input Capacitance | CIN | | | 5 | | рF |
| Output Voltage High VOH Isource = 200μA OVDD - 0.2 V Three-State Leakage Current Three-State Output Capacitance ILEAK ΘΕ = OVDD ±10 μΛ Three-State Output Capacitance COUT ΘΕ = OVDD 5 pF POWER REQUIREMENTS Analog supply Voltage Range VDD CL = 15pF 1.7 3 3.6 V Output Supply Voltage Range OVDD CL = 15pF 1.7 3 3.6 V Output Supply Current IVDD Operating, finA a, B = 20MHz at -1dB FS applied to both channels 40 50 μA Output Supply Current IOVED Operating, finA a, B = 20MHz at -1dB FS applied to both channels (Note 6) 9 mA Analog Power Dissipation PDISS Sleep mode 3 μ/A Analog Power Dissipation PDISS Operating, finA a, B = 20MHz at -1dB FS applied to both channels 120 150 mW Elep mode Shutdown, clock idle, PD = OE = OVDD 3 10 mW Power-Supply Rejection PSRR Offset, VDD ±5% ±3 mV </td <td>DIGITAL OUTPUTS (D7A-D0A, D</td> <td>7B-D0B)</td> <td></td> <td></td> <td></td> <td></td> <td></td> | DIGITAL OUTPUTS (D7A-D0A, D | 7B-D0B) | | | | | |
| SOURCE = 200µA SOURCE = 200µA -0.2 V | Output Voltage Low | VoL | $I_{SINK} = -200\mu A$ | | | 0.2 | V |
| Three-State Output Capacitance COUT OE = OVDD 5 | Output Voltage High | Voн | ISOURCE = 200μA | | | | V |
| Power Requirements | Three-State Leakage Current | I _{LEAK} | $\overline{OE} = OV_{DD}$ | | | ±10 | μA |
| Analog Supply Voltage Range VDD CL = 15pF 1.7 3 3.6 V | Three-State Output Capacitance | Соит | OE = OV _{DD} | | 5 | | рF |
| Output Supply Voltage Range OVDD CL = 15pF 1.7 3 3.6 V Analog Supply Current IVDD Operating, flNA & B = 20MHz at -1dB FS applied to both channels 40 50 mA Sleep mode 3 | POWER REQUIREMENTS | | | | | | |
| Output Supply Voltage Range OVDD CL = 15pF 1.7 3 3.6 V Analog Supply Current IVDD Operating, flNA & B = 20MHz at -1dB FS applied to both channels 40 50 mA Sleep mode 3 | Analog Supply Voltage Range | V_{DD} | | 2.7 | 3 | 3.6 | V |
| Analog Supply Current Analog Supply Suppl | | + | C _L = 15pF | 1.7 | 3 | 3.6 | V |
| Sleep mode 3 Nutdown, clock idle, PD = OE = OV_DD O.1 20 μA | | | Operating, fINA & B = 20MHz at | | 40 | 50 | mA |
| Output Supply Current $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Analog Supply Current | | Sleep mode | | 3 | | |
| Output Supply Current $ \begin{array}{c} -1 \text{dB FS applied to both channels (Note 6)} \\ \hline \\ Sleep \ mode \\ \hline \\ Shutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ Analog \ Power \ Dissipation \\ \hline \\ PDISS \\ \hline \\ Sutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ PDISS \\ \hline \\ Sutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ PDISS \\ \hline \\ Sutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ PDISS \\ \hline \\ Sutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ PDISS \\ \hline \\ Sutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ PDISS \\ \hline \\ Sutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ PDISS \\ \hline \\ Sutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ \\ Sutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD} \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $ | | | Shutdown, clock idle, $PD = \overline{OE} = OV_{DD}$ | | 0.1 | 20 | μΑ |
| Sleep mode Shutdown, clock idle, PD = OE = OV _{DD} 3 10 150 mW | | | | | 9 | | mA |
| $Analog \ Power \ Dissipation \ PDISS \ PDISS$ | Output Supply Current | lovdd | Sleep mode | | 3 | | |
| Analog Power Dissipation $ PDISS = \frac{-1 dB \ FS \ applied \ to \ both \ channels}{Sleep \ mode} = \frac{120}{9} = \frac{130}{130} = \frac{130}{mW} $ $ Power-Supply \ Rejection = \frac{120}{Shutdown, \ clock \ idle, \ PD = \overline{OE} = OV_{DD}} = \frac{0.3}{60} = \frac{60}{mV/V} $ $ PSRR = \frac{Offset, \ V_{DD} \pm 5\%}{Gain, \ V_{DD} \pm 5\%} = \frac{13}{MV/V} $ $ TIMING \ CHARACTERISTICS = \frac{130}{Gain, \ V_{DD} \pm 5\%} = \frac{130}{Gain, \ V_{DD} \pm 5\%} = \frac{130}{MV/V} $ $ TIMING \ CHARACTERISTICS = \frac{130}{Gain, \ V_{DD} \pm 5\%} = \frac{130}{Gain, \ V_{DD} \pm 5\%} = \frac{130}{MV/V} =$ | | | Shutdown, clock idle, $PD = \overline{OE} = OV_{DD}$ | | 3 | 10 | μΑ |
| | Analan Davis Dissination | DDICC | | | 120 | 150 | mW |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Analog Power Dissipation | PDISS | Sleep mode | | 9 | | |
| RejectionPSRRGain, $V_{DD} \pm 5\%$ ± 3 TIMING CHARACTERISTICSCLK Rise to Output Data Valid Time t_{DO} $C_L = 20pF$ (Notes 1, 7)69ns \overline{OE} Fall to Output Enable Time t_{ENABLE} 5ns \overline{OE} Rise to Output Disable Time $t_{DISABLE}$ 5nsCLK Pulse Width High t_{CH} Clock period: 16.67ns (Note 7)8.33 ± 1.5 ns | | | Shutdown, clock idle, $PD = \overline{OE} = OV_{DD}$ | | 0.3 | 60 | μW |
| Rejection Gain, V _{DD} ±5% ±3 TIMING CHARACTERISTICS CLK Rise to Output Data Valid Time t_{DO} $C_L = 20pF$ (Notes 1, 7) 6 9 ns \overline{OE} Fall to Output Enable Time t_{ENABLE} 5 ns \overline{OE} Rise to Output Disable Time $t_{DISABLE}$ 5 ns CLK Pulse Width High t_{CH} Clock period: 16.67ns (Note 7) 8.33 ±1.5 ns | Power-Supply | DODD | Offset, V _{DD} ±5% | | ±3 | | >//\/ |
| CLK Rise to Output Data Valid Time t_{DO} $C_L = 20pF$ (Notes 1, 7) 6 9 ns \overline{OE} Fall to Output Enable Time t_{ENABLE} 5 ns \overline{OE} Rise to Output Disable Time $t_{DISABLE}$ 5 ns CLK Pulse Width High t_{CH} Clock period: 16.67ns (Note 7) 8.33 ± 1.5 ns | Rejection | PSRR | Gain, V _{DD} ±5% | | | | mv/v |
| Time t_{DO} $CL = 20$ pF (Notes 1, 7) 6 9 11 s \overline{OE} Fall to Output Enable Time t_{ENABLE} 5 ns \overline{OE} Rise to Output Disable Time $t_{DISABLE}$ 5 ns CLK Pulse Width High t_{CH} $Clock$ period: 16.67 ns (Note 7) 8.33 ± 1.5 ns | TIMING CHARACTERISTICS | | | | | | |
| $\overline{\text{OE}}$ Rise to Output Disable Time to the total t | · · | t _{DO} | C _L = 20pF (Notes 1, 7) | | 6 | 9 | ns |
| $\overline{\text{OE}}$ Rise to Output Disable Time $\begin{array}{ccc} \text{TDISABLE} & 5 & \text{ns} \\ \text{CLK Pulse Width High} & \text{t}_{\text{CH}} & \text{Clock period: 16.67ns (Note 7)} & 8.33 \pm 1.5 & \text{ns} \\ \end{array}$ | OE Fall to Output Enable Time | tenable | | | 5 | | ns |
| CLK Pulse Width High t_{CH} Clock period: 16.67ns (Note 7) 8.33 \pm 1.5 ns | OE Rise to Output Disable Time | | | | 5 | | ns |
| | CLK Pulse Width High | | Clock period: 16.67ns (Note 7) | | 8.33 ±1.5 | | ns |
| | CLK Pulse Width Low | t _{CL} | Clock period: 16.67ns (Note 7) | | 8.33 ±1.5 | | ns |



ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DD} = OV_{DD} = 3V, 0.1\mu F$ and $2.2\mu F$ capacitors from REFP, REFN, and COM to GND; REFOUT connected to REFIN through a $10k\Omega$ resistor, $V_{IN} = 2V_{P-P}$ (differential with respect to COM), $C_L = 10pF$ at digital outputs, $f_{CLK} = 60MHz$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. $\geq +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization. Typical values are at $T_A = +25^{\circ}C$.)


| PARAMETER SYMBOL | | CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------------------------|---|---|-----|-----|---------|-------|
| Woke Up Time | t= | . Wake up from sleep mode | | 1 | | |
| Wake-Up Time | tWAKE | Wake up from shutdown mode (Note 11) 20 | | | μs | |
| CHANNEL-TO-CHANNEL MATCHING | | | | | | |
| Crosstalk | f _{INA or B} = 20MHz at -1dB FS (Note 8) -72 | | dB | | | |
| Gain Matching | | $f_{INA \text{ or B}} = 20MHz \text{ at -1dB FS (Note 9)}$ 0.05 | | | dB | |
| Phase Matching | | $f_{INA \text{ or B}} = 20MHz \text{ at -1dB FS (Note 10)}$ ±0.05 | | | Degrees | |


- Note 1: Guaranteed by design. Not subject to production testing.
- Note 2: Intermodulation distortion is the total power of the intermodulation products relative to the total input power.
- **Note 3:** Analog attenuation is defined as the amount of attenuation of the fundamental bin from a converted FFT between two applied input signals with the same magnitude (peak-to-peak) at f_{IN1} and f_{IN2}.
- Note 4: REFIN and REFOUT should be bypassed to GND with a 0.1µF (min) and 2.2µF (typ) capacitor.
- Note 5: REFP, REFN, and COM should be bypassed to GND with a 0.1µF (min) and 2.2µF (typ) capacitor.
- **Note 6:** Typical analog output current at f_{INA&B} = 20MHz. For digital output currents vs. analog input frequency, see *Typical Operating Characteristics*.
- **Note 7:** See Figure 3 for detailed system timing diagrams. Clock to data valid timing is measured from 50% of the clock level to 50% of the data output level.
- **Note 8:** Crosstalk rejection is tested by applying a test tone to one channel and holding the other channel at DC level. Crosstalk is measured by calculating the power ratio of the fundamental of each channel's FFT.
- **Note 9:** Amplitude matching is measured by applying the same signal to each channel and comparing the magnitude of the fundamental of the calculated FFT.
- **Note 10:** Phase matching is measured by applying the same signal to each channel and comparing the phase of the fundamental of the calculated FFT. The data from both ADC channels must be captured simultaneously during this test.
- Note 11: SINAD settles to within 0.5dB of its typical value in unbuffered external reference mode.


Typical Operating Characteristics


 $(V_{DD} = 3V, \ V_{REFIN} = 2.048V, \ differential input at -1dB FS, \ f_{CLK} = 40MHz, \ C_L \approx 10pF \ T_A = +25^{\circ}C, \ unless \ otherwise noted.)$

























Typical Operating Characteristics (continued)

 $(V_{DD} = 3V, \ V_{REFIN} = 2.048V, \ differential input at -1dB FS, \ f_{CLK} = 40MHz, \ C_L \approx 10pF \ T_A = +25^{\circ}C, \ unless \ otherwise noted.)$



Typical Operating Characteristics (continued)

 $(V_{DD} = 3V, \ V_{REFIN} = 2.048V, \ differential input at -1dB FS, \ f_{CLK} = 40MHz, \ C_L \approx 10pF \ T_A = +25^{\circ}C, \ unless \ otherwise noted.)$



V_{DD} (V)

TEMPERATURE (°C)

_____Pin Description

| PIN | NAME | FUNCTION | | | |
|------------------|------------------|---|--|--|--|
| 1 | COM | Common-Mode Voltage I/O. Bypass to GND with a ≥ 0.1µF capacitor. | | | |
| 2, 6, 11, 14, 15 | V_{DD} | Analog Supply Voltage. Bypass to GND with a capacitor combination of 2.2μF in parallel with 0.1μF. | | | |
| 3, 7, 10, 13, 16 | GND | Analog Ground | | | |
| 4 | INA+ | Channel A Positive Analog Input. For single-ended operation connect signal source to INA+. | | | |
| 5 | INA- | Channel A Negative Analog Input. For single-ended operation connect INA- to COM. | | | |
| 8 | INB- | Channel B Negative Analog Input. For single-ended operation connect INB- to COM. | | | |
| 9 | INB+ | Channel B Positive Analog Input. For single-ended operation connect signal source to INB+. | | | |
| 12 | CLK | Converter Clock Input | | | |
| 17 | T/B | T/B Selects the ADC Digital Output Format High: Two's complement Low: Straight offset binary | | | |
| 18 | SLEEP | Sleep Mode Input High: Disables both quantizers, but leaves the reference bias circuit active Low: Normal operation | | | |
| 19 | PD | High-Active Power Down Input High: Power-down mode Low: Normal operation | | | |
| 20 | ŌĒ | Low-Active Output Enable Input High: Digital outputs disabled Low: Digital outputs enabled | | | |
| 21 | D7B | Three-State Digital Output, Bit 7 (MSB), Channel B | | | |
| 22 | D6B | Three-State Digital Output, Bit 6, Channel B | | | |
| 23 | D5B | Three-State Digital Output, Bit 5, Channel B | | | |
| 24 | D4B | Three-State Digital Output, Bit 4, Channel B | | | |
| 25 | D3B | Three-State Digital Output, Bit 3, Channel B | | | |
| 26 | D2B | Three-State Digital Output, Bit 2, Channel B | | | |
| 27 | D1B | Three-State Digital Output, Bit 1, Channel B | | | |
| 28 | D0B | Three-State Digital Output, Bit 0, Channel B | | | |
| 29, 30, 35, 36 | N.C. | No Connect | | | |
| 31, 34 | OGND | Output Driver Ground | | | |
| 32, 33 | OV _{DD} | Output Driver Supply Voltage. Bypass to OGND with a capacitor combination of 2.2µF in parallel with 0.1µF. | | | |
| 37 | D0A | Three-State Digital Output, Bit 0, Channel A | | | |
| 38 | D1A | Three-State Digital Output, Bit 1, Channel A | | | |
| 39 | D2A | Three-State Digital Output, Bit 2, Channel A | | | |
| 40 | D3A | Three-State Digital Output, Bit 3, Channel A | | | |
| 41 | D4A | Three-State Digital Output, Bit 4, Channel A | | | |

Pin Description (continued)

| PIN | NAME | FUNCTION |
|-----|--------|---|
| 42 | D5A | Three-State Digital Output, Bit 5, Channel A |
| 43 | D6A | Three-State Digital Output, Bit 6, Channel A |
| 44 | D7A | Three-State Digital Output, Bit 7 (MSB), Channel A |
| 45 | REFOUT | Internal Reference Voltage Output. May be connected to REFIN through a resistor or a resistor divider. |
| 46 | REFIN | Reference Input. $V_{REFIN} = 2 \times (V_{REFP} - V_{REFN})$. Bypass to GND with a > 0.1µF capacitor. |
| 47 | REFP | Positive Reference I/O. Conversion range is ±(V _{REFP} – V _{REFN}). Bypass to GND with a > 0.1µF capacitor. |
| 48 | REFN | Negative Reference I/O. Conversion range is ±(V _{REFP} – V _{REFN}). Bypass to GND with a > 0.1µF capacitor. |




Figure 1. Pipelined Architecture—Stage Blocks

Detailed Description

The MAX1197 uses a seven-stage, fully differential, pipelined architecture (Figure 1) that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half-clock cycle. Including the delay through the output latch, the total clock-cycle latency is five clock cycles.

Flash ADCs convert the held input voltages into a digital code. Internal MDACs convert the digitized results

back into analog voltages, which are then subtracted from the original held input signals. The resulting error signals are then multiplied by two, and the residues are passed along to the next pipeline stages where the process is repeated until the signals have been processed by all seven stages.

Input Track-and-Hold Circuits

Figure 2 displays a simplified functional diagram of the input T/H circuits in both track and hold mode. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b




Figure 2. MAX1197 T/H Amplifiers

are closed. The fully differential circuits sample the input signals onto the two capacitors (C2a and C2b) through switches S4a and S4b. S2a and S2b set the common mode for the amplifier input, and open simultaneously with S1 sampling the input waveform. Switches S4a, S4b, S5a, and S5b are then opened before switches S3a and S3b connects capacitors C1a and C1b to the output of the amplifier and switch S4c is closed. The resulting differential voltages are held on

capacitors C2a and C2b. The amplifiers are used to charge capacitors C1a and C1b to the same values originally held on C2a and C2b. These values are then presented to the first-stage quantizers and isolate the pipelines from the fast-changing inputs. The wide input bandwidth T/H amplifiers allow the MAX1197 to track and sample/hold analog inputs of high frequencies (>Nyquist). Both ADC inputs (INA+, INB+ and INA-, INB-) can be driven either differentially or single-ended.




Figure 3. System Timing Diagram

Match the impedance of INA+ and INA-, as well as INB+ and INB-, and set the common-mode voltage to mid-supply (VDD/2) for optimum performance.

Analog Inputs and Reference Configurations

The full-scale range of the MAX1197 is determined by the internally generated voltage difference between REFP ($V_{DD}/2 + V_{REFIN}/4$) and REFN ($V_{DD}/2 - V_{REFIN}/4$). The full-scale range for both on-chip ADCs is adjustable through the REFIN pin, which is provided for this purpose.

The MAX1197 provides three modes of reference operation:

- Internal reference mode
- · Buffered external reference mode
- Unbuffered external reference mode

In internal reference mode, connect the internal reference output REFOUT to REFIN through a resistor (e.g., $10k\Omega$) or resistor divider, if an application requires a reduced full-scale range. For stability and noise-filtering purposes, bypass REFIN with a >10nF capacitor to GND. In internal reference mode, REFOUT, COM, REFP, and REFN become low-impedance outputs.

In buffered external reference mode, adjust the reference voltage levels externally by applying a stable and accurate voltage at REFIN. In this mode, COM, REFP, and REFN are outputs. REFOUT can be left open or connected to REFIN through a >10k Ω resistor.

In unbuffered external reference mode, connect REFIN to GND. This deactivates the on-chip reference buffers for REFP, COM, and REFN. With their buffers shut down, these nodes become high-impedance inputs and can be driven through separate, external reference sources.

For detailed circuit suggestions and how to drive this dual ADC in buffered/unbuffered external reference mode, see the *Applications Information* section.

Clock Input (CLK)

The MAX1197's CLK input accepts a CMOS-compatible clock signal. Since the interstage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (<2ns). In particular, sampling occurs on the rising edge of the clock signal, requiring this edge to provide lowest possible jitter. Any significant aperture jitter would limit the SNR performance of the on-chip ADCs as follows:




Figure 4. Output Timing Diagram $SNR = 20 \times log \frac{1}{2 \times \pi \times f_{|N|} \times t_{A,J}}$

where f_{IN} represents the analog input frequency and t_{AJ} is the time of the aperture jitter.

Clock jitter is especially critical for undersampling applications. The clock input should always be considered as an analog input and routed away from any analog input or other digital signal lines.

The MAX1197 clock input operates with a voltage threshold set to V_{DD}/2. Clock inputs with a duty cycle other than 50% must meet the specifications for high and low periods as stated in the *Electrical Characteristics* table.

System Timing Requirements

Figure 3 depicts the relationship between the clock input, analog input, and data output. The MAX1197 samples at the rising edge of the input clock. Output data for channels A and B is valid on the next rising edge of the input clock. The output data has an internal latency of five clock cycles. Figure 3 also determines the relationship between the input clock parameters and the valid output data on channels A and B.

Digital Output Data (DOA/B-D7A/B), Output Data Format Selection (T/B), Output Enable (OE)

All digital outputs, D0A–D7A (channel A) and D0B–D7B (channel B), are TTL/CMOS-logic compatible. There is a five-clock-cycle latency between any particular sample and its corresponding output data. The output coding can either be straight offset binary or two's complement (Table 1) controlled by a single pin (T/B). Pull T/B low to select offset binary and high to activate two's complement output coding. The capacitive load on the digital outputs D0A–D7A and D0B–D7B should be kept as low as possible (<15pF), to avoid large digital currents that could feed back into the analog portion of the MAX1197, thereby degrading its dynamic performance. Using

Table 1. MAX1197 Output Codes For Differential Inputs

| DIFFERENTIAL INPUT VOLTAGE* | DIFFERENTIAL INPUT | STRAIGHT OFFSET BINARY T/B = 0 | TWO'S COMPLEMENT T/B = 1 |
|-----------------------------------|-----------------------|---|--------------------------------|
| V _{REF} x 255/256 | +Full Scale -1LSB | 1111 1111 | 0111 1111 |
| V _{REF} x 1/256 | +1LSB | 1000 0001 | 0000 0001 |
| 0 | Bipolar zero | 1000 0000 | 0000 0000 |
| -V _{REF} x 1/256 | -1LSB | 0111 1111 | 1111 1111 |
| -V _{REF} x 255/256 | -Full Scale +1LSB | 0000 0001 | 1000 0001 |
| -V _{REF} x 256/256 | -Full Scale | 0000 0000 | 1000 0000 |

^{*}VREF = VREFP - VREFN

buffers on the digital outputs of the ADCs can further isolate the digital outputs from heavy capacitive loads. To further improve the dynamic performance of the MAX1197, small series resistors (e.g., 100Ω) may be added to the digital output paths close to the MAX1197.

Figure 4 displays the timing relationship between output enable and data output valid, as well as power-down/wake-up and data output valid.

Power-Down and Sleep Modes

The MAX1197 offers two power-save modes—sleep mode (SLEEP) and full power-down (PD) mode. In sleep mode (SLEEP = 1), only the reference bias circuit is active (both ADCs are disabled), and current consumption is reduced to 3mA.

To enter full power-down mode, pull PD high. With \overline{OE} simultaneously low, all outputs are latched at the last value prior to the power down. Pulling \overline{OE} high forces the digital outputs into a high-impedance state.

Applications Information

Figure 5 depicts a typical application circuit containing two single-ended-to-differential converters. The internal reference provides a $V_{DD}/2$ output voltage for level-shifting purposes. The input is buffered and then split to a voltage follower and inverter. One lowpass filter per amplifier suppresses some of the wideband noise associated with high-speed operational amplifiers. The user can select the RISO and CIN values to optimize the filter performance, to suit a particular application. For the application in Figure 5, a RISO of 50Ω is placed before the capacitive load to prevent ringing and oscil-




Figure 5. Typical Application for Single-Ended-to-Differential Conversion




Figure 6. Transformer-Coupled Input Drive

lation. The 22pF $C_{\mbox{\scriptsize IN}}$ capacitor acts as a small filter capacitor.

Using Transformer Coupling

An RF transformer (Figure 6) provides an excellent solution to convert a single-ended source signal to a fully differential signal, required by the MAX1197 for optimum performance. Connecting the center tap of the transformer to COM provides a VDD/2 DC level shift to the input. Although a 1:1 transformer is shown, a stepup transformer can be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, can also improve the overall distortion.

In general, the MAX1197 provides better SFDR and THD with fully differential input signals than single-ended drive, especially for very high input frequencies. In differential input mode, even-order harmonics are lower as both inputs (INA+, INA- and/or INB+, INB-) are




Figure 7. Using an Op Amp for Single-Ended, AC-Coupled Input Drive

balanced, and each of the ADC inputs only requires half the signal swing compared to single-ended mode.

Single-Ended AC-Coupled Input Signal

Figure 7 shows an AC-coupled, single-ended application. Amplifiers like the MAX4108 provide high speed, high bandwidth, low noise, and low distortion to maintain the integrity of the input signal.

Buffered External Reference Drives Multiple ADCs

Multiple-converter systems based on the MAX1197 are well suited for use with a common reference voltage. The REFIN pin of those converters can be connected directly to an external reference source.

A precision bandgap reference like the MAX6062 generates an external DC level of 2.048V (Figure 8), and exhibits a noise voltage density of 150nV/\Hz. Its output passes through a 1-pole lowpass filter (with 10Hz




Figure 8. External Buffered (MAX4250) Reference Drive Using a MAX6062 Bandgap Reference

cutoff frequency) to the MAX4250, which buffers the reference before its output is applied to a second 10Hz lowpass filter. The MAX4250 provides a low offset voltage (for high gain accuracy) and a low noise level. The passive 10Hz filter following the buffer attenuates noise produced in the voltage reference and buffer stages. This filtered noise density, which decreases for higher frequencies, meets the noise levels specified for precision ADC operation.

Unbuffered External Reference Drives Multiple ADCs

Connecting each REFIN to analog ground disables the internal reference of each device, allowing the internal reference ladders to be driven directly by a set of external reference sources. Followed by a 10Hz low-pass filter and precision voltage divider, the MAX6066 generates a DC level of 2.500V. The buffered outputs of this divider are set to 2.0V, 1.5V, and 1.0V, with an accuracy that depends on the tolerance of the divider resistors. These three voltages are buffered by the

MAX4252, which provides low noise and low DC offset. The individual voltage followers are connected to 10Hz lowpass filters, which filter both the reference voltage and amplifier noise to a level of 3nV/\(\sqrt{Hz}\). The 2.0V and 1.0V reference voltages set the differential full-scale range of the associated ADCs at 2VP-P. The 2.0V and 1.0V buffers drive the ADC's internal ladder resistances between them.

Note that the common power supply for all active components removes any concern regarding power-supply sequencing when powering up or down. With the outputs of the MAX4252 matching better than 0.1%, the buffers and subsequent lowpass filters can be replicated to support as many as 32 ADCs. For applications that require more than 32 matched ADCs, a voltage reference and divider string common to all converters is highly recommended.

Typical QAM Demodulation Application

A frequently used modulation technique in digital communications applications is quadrature amplitude




Figure 9. External Unbuffered Reference Drive with MAX4252 and MAX6066

modulation (QAM). Typically found in spread-spectrum-based systems, a QAM signal represents a carrier frequency modulated in both amplitude and phase. At the transmitter, modulating the baseband signal with quadrature outputs, a local oscillator followed by subsequent upconversion can generate the QAM signal. The result is an in-phase (I) and a quadrature (Q) carrier component, where the Q component is 90° phase shifted with respect to the in-phase component. At the receiver, the QAM signal is divided down into its I and Q components, essentially representing the modulation process reversed. Figure 10 displays the demodulation process performed in the analog domain, using the dual matched 3V, 8-bit ADC MAX1197 and the MAX2451 quadrature demodulator to recover and digi-

tize the I and Q baseband signals. Before being digitized by the MAX1197, the mixed-down signal components may be filtered by matched analog filters, such as Nyquist or pulse-shaping filters which remove unwanted images from the mixing process, thereby enhancing the overall signal-to-noise (SNR) performance and minimizing intersymbol interference.

Grounding, Bypassing, ___and Board Layout

The MAX1197 requires high-speed board layout design techniques. Locate all bypass capacitors as close to the device as possible, preferably on the same side as the ADC, using surface-mount devices for minimum




Figure 10. Typical QAM Application Using the MAX1197




Figure 11. T/H Aperture Timing

inductance. Bypass VDD, REFP, REFN, and COM with two parallel 0.1µF ceramic capacitors and a 2.2µF bipolar capacitor to GND. Follow the same rules to bypass the digital supply (OVDD) to OGND. Multilayer boards with separated ground and power planes produce the highest level of signal integrity. Consider the use of a split ground plane arranged to match the physical location of the analog ground (GND) and the digital output driver ground (OGND) on the ADC's package. The two ground planes should be joined at a single point so the noisy digital ground currents do not interfere with the analog ground plane. The ideal location for this connection can be determined experimentally at a point along the gap between the two ground planes, which produces optimum results. Make this connection with a low-value, surface-mount resistor (1 Ω to 5Ω), a ferrite bead, or a direct short.

Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated

from any noisy, digital systems ground plane (e.g., downstream output buffer or DSP ground plane). Route high-speed digital signal traces away from the sensitive analog traces of either channel. Make sure to isolate the analog input lines to each respective converter to minimize channel-to-channel crosstalk. Keep all signal lines short and free of 90° turns.

Static Parameter Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1197 are measured using the best-straight-line-fit method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

Dynamic Parameter Definitions

Aperture Jitter

Figure 11 depicts the aperture jitter (t̄AJ), which is the sample-to-sample variation in the aperture delay.

Aperture Delay

Aperture delay (t_{AD}) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken (Figure 11).

Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N-bits):

$$SNR_{dB[max]} = 6.02_{dB} \times N + 1.76_{dB}$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion

SINAD is computed by taking the ratio of the RMS signal to all spectral components minus the fundamental and the DC offset.

Effective Number of Bits

Effective number of bits (ENOB) specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed from:

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

Total Harmonic Distortion

THD is typically the ratio of the RMS sum of the first four harmonics of the input signal to the fundamental itself. This is expressed as:

THD =
$$20 \times \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1}$$

where V_1 is the fundamental amplitude, and V_2 through V_5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.

Intermodulation Distortion


The two-tone intermodulation distortion (IMD) is the ratio expressed in decibels of either input tone to the worst third-order (or higher) intermodulation products. The individual input tone levels are at -7dB full scale and their envelope is at -1dB full scale.

Chip Information

TRANSISTOR COUNT: 11,601

PROCESS: CMOS

Functional Diagram




Pin-Compatible Upgrades (Sampling Speed and Resolution)

| 8-BIT PART | 10-BIT PART | SAMPLING SPEED (Msps) |
|------------|-------------|-----------------------|
| MAX1195 | MAX1183 | 40 |
| MAX1197 | MAX1182 | 60 |
| MAX1198 | MAX1180 | 100 |
| MAX1196* | MAX1186 | 40, multiplexed |

^{*}Future product, please contact factory for availability.

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



NOTES: 1. ALL DIMENSIONS AND TOLERANCING CONFORM TO ANSI Y14.5-1982. 2. DATUM PLANE [_HE] IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE. 3. DIMENSIONS DEAND ELD DE NOTEMBLE PROTRUSION. 4. LEVEN PARTING LINE. 5. DIMENSIONS DEAND ELD CONTEMBLE PROTRUSION DE LANDER PROTRUSION SERVICE DE LANDER PROTRUSION SERVICE DE SERVICE SENTI LINE DE LANDER PROTRUSION SERVICE DE LANDER PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. CONTROLLING DIMENSION MILLIMETER. 7. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATIONS AC AND AE. 8. LEADS SHALL BE COPLANAR WITHIN .004 INCH. 9. EXPOSED DIE PAD SHALL BE COPLANAR WITHIN BOTTOM OF PACKAGE WITHIN 2 MILS (.05 MM). 10. DIMENSIONS X & Y APPLY TO EXPOSED PAD (CP) VERSIONS DNLY. SEE INDIVIDUAL PRODUCT DATASHEET TO DETERMINE IF A PRODUCT USES EXPOSED PAD PACKAGE. JEDEC VARIATION DIMENSIONS IN MILLIMETERS AC ΑE NOM. 1.20 0.15 1.20 0.15 0.05 0.10 0.05 0.10 9.00 BS 9.00 BS 9.00 BSI 7.00 BS 7.00 BS 0.75 0.60 0.60 0.75 48 0.50 BS0 0.80 BSC 0.45 0.40 0.22 /VI /IX I /VI 0.17 0.23

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

4.00

4.30 4,30 * EXPOSED PAD (Note 10)

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

3.80

3.70

0.30 3.20

3.50

32/48L, 7×7×1.0 MM TQFP WITH EP OPTION 21-0065