FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

December 2013

74LCX04
Low Voltage Hex Inverter with 5V Tolerant Inputs

Features

■ 5V tolerant inputs
■ 2.3V–3.6V V_{CC} specifications provided
■ 5.2ns t_{PD} max. (V_{CC} = 3.3V), 10μA I_{CC} max.
■ Power down high impedance inputs and outputs
■ ±24mA output drive (V_{CC} = 3.0V)
■ Implements proprietary noise/EMI reduction circuitry
■ Latch-up performance exceeds JEDEC 78 conditions
■ ESD performance:
  – Human body model > 2000V
  – Machine model > 200V
■ Leadless DQFN package

General Description

The LCX04 contains six inverters. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

The 74LCX04 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Ordering Information

Order Number	Package Number	Package Description
74LCX04M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LCX04SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX04BQX[1]	MLP14A	14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm
74LCX04MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Note:

1. DQFN package available in Tape and Reel only.

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.

Connection Diagrams

Pin Assignments for SOIC, SOP, and TSSOP

A_0	1	
$\overline{O}_0$	2	
A_1	3	
$\overline{O}_1$	4	
A_2	5	
$\overline{O}_2$	6	
GND	7	

14	V_{CC}
13	A_3
12	$\overline{O}_3$
11	A_4
10	$\overline{O}_4$
9	A_5
8	$\overline{O}_5$

Logic Symbol

IEEE/IEC

A_0	1	$\overline{O}_0$
A_1		$\overline{O}_1$
A_2		$\overline{O}_2$
A_3		$\overline{O}_3$
A_4		$\overline{O}_4$
A_5		$\overline{O}_5$

Pad Assignments for DQFN

A_0	V_{CC}
1	14
$\overline{O}_0$ 2	13 A_3
A_1 3	12 $\overline{O}_3$
$\overline{O}_1$ 4	11 A_4
A_2 5	10 $\overline{O}_4$
$\overline{O}_2$ 6	9 A_5
7	8
GND	$\overline{O}_5$

(Top View)

DAP

14 1
13   2
9   6
8 7

(Bottom View)

Pin Description

Pin Names	Description
A_n, B_n	Inputs
$\overline{O}_n$	Outputs
DAP	No Connect

Note: DAP (Die Attach Pad)

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	–0.5V to +7.0V
V_I	DC Input Voltage	–0.5V to +7.0V
V_O	DC Output Voltage, Output in HIGH or LOW State[2]	–0.5V to V_{CC} + 0.5V
I_{IK}	DC Input Diode Current, V_I < GND	–50mA
I_{OK}	DC Output Diode Current	
	V_O < GND	–50mA
	V_O > V_{CC}	+50mA
I_O	DC Output Source/Sink Current	±50mA
I_{CC}	DC Supply Current per Supply Pin	±100mA
I_{GND}	DC Ground Current per Ground Pin	±100mA
T_{STG}	Storage Temperature	–65°C to +150°C

Note:

2. I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions[3]

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V_{CC}	Supply Voltage			
	Operating	2.0	3.6	V
	Data Retention	1.5	3.6	
V_I	Input Voltage	0	5.5	V
V_O	Output Voltage, HIGH or LOW State	0	V_{CC}	V
I_{OH} / I_{OL}	Output Current			
	V_{CC} = 3.0V–3.6V		±24	mA
	V_{CC} = 2.7V–3.0V		±12	
	V_{CC} = 2.3V–2.7V		±8	
T_A	Free-Air Operating Temperature	–40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V_{IN} = 0.8V–2.0V, V_{CC} = 3.0V	0	10	ns /V

Note:

3. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	Conditions	T_A = −40°C to +85°C Min.	Max.	Units
V_{IH}	HIGH Level Input Voltage	2.3–2.7		1.7		V
		2.7–3.6		2.0		
V_{IL}	LOW Level Input Voltage	2.3–2.7			0.7	V
		2.7–3.6			0.8	
V_{OH}	HIGH Level Output Voltage	2.3–3.6	I_{OH} = −100µA	V_{CC} − 0.2		V
		2.3	I_{OH} = −8mA	1.8		
		2.7	I_{OH} = −12mA	2.2		
		3.0	I_{OH} = −18mA	2.4		
			I_{OH} = −24mA	2.2		
V_{OL}	LOW Level Output Voltage	2.3–3.6	I_{OL} = 100µA		0.2	V
		2.3	I_{OL} = 8mA		0.6	
		2.7	I_{OL} = 12mA		0.4	
		3.0	I_{OL} = 16mA		0.4	
			I_{OL} = 24mA		0.55	
I_I	Input Leakage Current	2.3–3.6	$0 \leq V_I \leq 5.5V$		±5.0	µA
I_{OFF}	Power-Off Leakage Current	0	V_I or V_O = 5.5V		10	µA
I_{CC}	Quiescent Supply Current	2.3–3.6	$V_I = V_{CC}$ or GND		10	µA
			$3.6V \leq V_I \leq 5.5V$		±10	
ΔI_{CC}	Increase in I_{CC} per Input	2.3–3.6	$V_{IH} = V_{CC} − 0.6V$		500	µA

AC Electrical Characteristics

Symbol	Parameter	T_A = −40°C to +85°C, R_L = 500Ω						Units
		V_{CC} = 3.3V ± 0.3V, C_L = 50pF		V_{CC} = 2.7V, C_L = 50pF		V_{CC} = 2.5V ± 0.2V, C_L = 30pF		
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{PHL}, t_{PLH}	Propagation Delay	1.5	5.2	1.5	6.0	1.5	6.2	ns
t_{OSHL}, t_{OSLH}	Output to Output Skew[4]		1.0					ns

Note:

4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	V_{CC} (V)	Conditions	$T_A = 25°C$ Typical	Unit
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	3.3	$C_L = 50pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$	0.8	V
		2.5	$C_L = 30pF$, $V_{IH} = 2.5V$, $V_{IL} = 0V$	0.6	
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	3.3	$C_L = 50 pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$	−0.8	V
		2.5	$C_L = 30 pF$, $V_{IH} = 2.5V$, $V_{IL} = 0V$	−0.6	

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	V_{CC} = Open, $V_I = 0V$ or V_{CC}	7	pF
C_{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}, f = 10MHz	25	pF

AC Loading and Waveforms (Generic for LCX Family)

Test	Switch
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ}	6V at V_{CC} = 3.3 ± 0.3V V_{CC} x 2 at V_{CC} = 2.5 ± 0.2V
t_{PZH}, t_{PHZ}	GND

Figure 1. AC Test Circuit (C_L includes probe and jig capacitance)

Waveform for Inverting and Non-Inverting Functions

3-STATE Output High Enable and Disable Times for Logic

Propagation Delay. Pulse Width and t_{rec} Waveforms

Setup Time, Hold Time and Recovery Time for Logic

3-STATE Output Low Enable and Disable Times for Logic

t_{rise} and t_{fall}

Symbol	V_{CC}		
	3.3V ± 0.3V	2.7V	2.5V ± 0.2V
V_{mi}	1.5V	1.5V	$V_{CC}/2$
V_{mo}	1.5V	1.5V	$V_{CC}/2$
V_x	V_{OL} + 0.3V	V_{OL} + 0.3V	V_{OL} + 0.15V
V_y	V_{OH} − 0.3V	V_{OH} − 0.3V	V_{OH} − 0.15V

Figure 2. Waveforms (Input Characteristics; f = 1MHz, t_r = t_f = 3ns)

www.fairchildsemi.com

Schematic Diagram (Generic for LCX Family)

Tape and Reel Specification

Tape Format for DQFN

Package Designator	Tape Section	Number of Cavities	Cavity Status	Cover Tape Status
BQX	Leader (Start End)	125 (Typ.)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (Typ.)	Empty	Sealed

Tape Dimensions inches (millimeters)

PKG. SIZE	DIM.Ao	DIM.Bo	DIM.Ko
3.5 X 4.5	3.8 ± 0.1	4.8 ± 0.1	0.9 ± 0.1
3.0 X 3.0	3.3 ± 0.1	3.3 ± 0.1	0.9 ± 0.1
2.5 X 4.5	2.8 ± 0.1	4.8 ± 0.1	0.9 ± 0.1
2.5 X 3.5	2.8 ± 0.1	3.8 ± 0.1	0.9 ± 0.1
2.5 X 3.0	2.8 ± 0.1	3.3 ± 0.1	0.9 ± 0.1
2.5 X 2.5	2.8 ± 0.1	2.8 ± 0.1	0.9 ± 0.1

DIMENSIONS ARE IN MILLIMETERS

NOTES: unless otherwise specified

1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
2. Smallest allowable bending radius.
3. Thru hole inside cavity is centered within cavity.
4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
8. Controlling dimension is millimeter. Diemension in inches rounded.

Reel Dimensions inches (millimeters)

Tape Size	A	B	C	D	N	W1	W2
12mm	13.0 (330.0)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.488 (12.4)	0.724 (18.4)

5.00±0.10 A

0.43TYP

14   8

B

6.4

4.40±0.10

3.2

PIN#1 IDENT   1   TOP VIEW   7

⌒ 0.2 C B A
ALL LEAD TIPS

0.65

6.10

1.65

0.45

RECOMMENDED LAND PATTERN

1.2 MAX

0.90 +0.15 -0.10

0.10±0.05

ALL LEAD TIPS
⌒ 0.1 C

0.30
0.19

C

0.65

⊕ 0.13Ⓜ A BⓈ CⓈ

FRONT VIEW

SEE DETAIL A

0.20
0.09

12.00° TOP & BOTTOM

0.09 MIN

GAGE PLANE

0°- 8°

0.09 MIN

0.6±0.1

0.25

1.00

SEATING PLANE

DETAIL A

NOTES:
 A. CONFORMS TO JEDEC REGISTRATION MO-153,
    VARIATION AB, REF NOTE 6
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS,
    MOLD FLASH, AND TIE BAR EXTRUSIONS
 D. DIMENSIONING AND TOLERANCES PER ANSI
    Y14.5M, 2009.
 E. LANDPATTERN STANDARD: SOP65P640X110-14M.
 F. DRAWING FILE NAME: MKT-MTC14rev7.

FAIRCHILD.

TOP VIEW

10.30
10.10

-A-

1.10 TYP

14   8

7.8

3.9

5.40
5.20 -B-

⌓ | 0.2 | C | B | A

ALL LEAD TIPS

PIN #1 IDENT.

1   7

LAND PATTERN RECOMMENDATION

14   13   9   8

5.01 TYP

9.27 TYP

(2.13 TYP)

1   2   6   7

1.27
TYP

0.60 TYP

FRONT VIEW

ALL LEAD TIPS

⌓ | 0.1 | C

2.1 MAX

-C-

1.90
1.70

0.16
0.14

1.27 TYP

0.51
0.35

⊕ | 0.12Ⓜ | C | A

SIDE VIEW

SEE DETAIL A

0.25
0.15

DETAIL A

7° TYP

GAGE PLANE

0-8° TYP

0.25

0.75
0.45

1.25

SEATING PLANE

NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D. DRAWING FILENAME: MKT-M14Drev4.

FAIRCHILD ™

TOP VIEW

8.75 / 8.50 → A

7.62

14 ... 8

6.00

B

4.00 / 3.80

PIN #1 IDENT.

1 ... 7

1.27

0.51 / 0.35

(0.33)

TOP VIEW

⊕ | 0.25 Ⓜ | C | B | A

LAND PATTERN RECOMMENDATION

14   0.65 →| 8

5.60

1.70

1   1.27   7

LAND PATTERN RECOMMENDATION

FRONT VIEW

1.75 MAX

C

1.50 / 1.25

0.25 / 0.10

⌒ | 0.10 | C

FRONT VIEW

SIDE VIEW

A

0.25 / 0.19

SIDE VIEW

NOTES:

A. CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C
B. ALL DIMENSIONS ARE IN MILLIMETERS
C. DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS
D. LAND PATTERN STANDARD: SOIC127P600X145-14M
E. CONFORMS TO ASME Y14.5M, 2009
D. DRAWING FILENAME: MKT-M14Arev14

FAIRCHILD ™

DETAIL A

0.50 / 0.25 X 45°

R0.10

GAGE PLANE

R0.10

8° / 0°

0.36

0.90 / 0.50

(1.04)

SEATING PLANE

DETAIL A
SCALE 16 : 1

TOP VIEW

0.05 C 2X

3.00

B

A

2.50

0.05 C 2X

PIN #1 QUADRANT

SIDE VIEW

0.80±0.05

// 0.10 C

0.20±0.05

0.08 C

0.025±0.025
SEATING
PLANE

C

BOTTOM VIEW

3.00±0.05

1.65±0.05

0.370±0.05
(14X)

PIN #1 IDENT

2

6

1

7

0.50

1.15±0.05

14

8

2.50±0.05

13

9

0.50

0.25±0.05
(14X)

2.00

⌖	0.10Ⓜ	C	A	B
	0.05Ⓜ	C		

RECOMMENDED LAND PATTERN

4.00 MAX

2.20 MAX

1.40 MAX

13

9

1.00
MAX

14

8

0.50 TYP

1.70
MAX

1

7

3.50
MAX

(0.90)

2

6

0.50 TYP

0.24 TYP

NOTES:

A. CONFORMS TO JEDEC REGISTRATION
   MO-241, VARIATION AA

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS AND TOLERANCES PER
   ASME Y14.5M, 2009.

D. LAND PATTERN RECOMMENDATION IS
   EXISTING INDUSTRY LAND PATTERN.

E. DRAWING FILENAME: MKT-MLP14Arev2.

FAIRCHILD.

PUBLICATION ORDERING INFORMATION