
Si8472DB



N-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	R_{DS(on)} (Ω)	I _D (A) ^{a, e}	Q _g (TYP.)			
20	0.044 at V _{GS} = 4.5 V	4.5				
	0.050 at V_{GS} = 2.5 V	4.2	6.8 nC			
	0.056 at V _{GS} = 1.8 V	4	0.0110			
	0.070 at V _{GS} = 1.5 V	1.5				

MICRO FOOT[®] 1 x 1



D Bump Side View

Marking Code: xxxx = 8472

xxx = Date / lot traceability code

Ordering Information:

Si8472DB-T2-E1 (lead (Pb)-free and halogen-free)


FEATURES

- TrenchFET[®] power MOSFET
- Ultra small 1 mm x 1 mm maximum outline
- Ultra-thin 0.548 mm maximum height
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Baseband switch
- DC/DC conversion
 Boost converters
- · Smart phones, portable media players

Pb-free RoHS COMPLIANT HALOGEN FREE



N-Channel MOSFET

PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	20		
Gate-Source Voltage		V _{GS}	± 8	- V	
	T _A = 25 °C		4.5 ^a		
	T _A = 70 °C		3.6 ^a		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	ID	3.3 ^b		
	T _A = 70 °C		2.6 ^b	A	
Pulsed Drain Current (t = 300 µs)		I _{DM}	20		
Continuous Source-Drain Diode Current	T _C = 25 °C	I	1.5 ^a		
	T _A = 25 °C	I _S	0.65 ^b		
	T _A = 25 °C		1.8 ^a		
Mauinaum Dauca Diacia atian	T _A = 70 °C		1.1 ^a	14/	
Maximum Power Dissipation	T _A = 25 °C	P _D	0.78 ^b		
	T _A = 70 °C		0.5 ^b		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +150		
Deckage Deflow Conditions	VPR	¥	260	°C	
Package Reflow Conditions ^c	IR/Convection		260		

Notes

a. Surface mounted on 1" x 1" FR4 board with full copper, t = 10 s.

b. Surface mounted on 1" x 1" FR4 board with minimum copper, t = 10 s.

c. Refer to IPC/JEDEC® (J-STD-020), no manual or hand soldering.

d. In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.

e. Based on $T_A = 25$ °C.

THERMAL RESISTANCE RATINGS						
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT	
Maximum Junction-to-Ambient a, b	t = 10 s	D	55	70	°C/W	
Maximum Junction-to-Ambient ^{c, d}	t = 10 s	R _{thJA}	125	160		

Notes

a. Surface mounted on 1" x 1" FR4 board with full copper.

b. Maximum under steady state conditions is 100 °C/W.

c. Surface mounted on $1^{"} \times 1^{"}$ FR4 board with minimum copper.

d. Maximum under steady state conditions is 190 °C/W.

S15-1510-Rev. B, 29-Jun-15

1

Document Number: 63300

For technical questions, contact: <u>pmostechsupport@vishay.com</u>

Si8472DB

VISHAY	
	www.vishay.com

SPECIFICATIONS (T _J = 25 °C	, unless ot	herwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static		· · · ·			•	•	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	20	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	I _D = 250 μA	-	16	-	mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	i _D = 250 μA	-	-2.6	-		
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	0.4	-	0.9	V	
Gate-Source Leakage	I _{GSS}	V_{DS} = 0 V, V_{GS} = ± 8 V	-	-	± 100	nA	
Zero Gate Voltage Drain Current		$V_{DS} = 20 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	1	μA	
Zero Gale Voltage Drain Gurrent	IDSS	$V_{DS}=20~V,~V_{GS}=0~V,~T_{J}=70~^{\circ}C$	-	- 10 ^µ		μΛ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \leq -5 \text{ V}, V_{GS} = 4.5 \text{ V}$	10	-	-	А	
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 1.5 \text{ A}$	-	0.036	0.044		
Drain-Source On-State Resistance ^a	Brach	$V_{GS} = 2.5 \text{ V}, \text{ I}_{D} = 1 \text{ A}$	-	0.041	0.050	0	
	R _{DS(on)}	$V_{GS} = 1.8 \text{ V}, \text{ I}_{D} = 1 \text{ A}$	-	0.046	0.056	Ω	
		$V_{GS} = 1.5 \text{ V}, \text{ I}_{D} = 0.5 \text{ A}$	-	0.050	0.070		
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1.5 \text{ A}$	-	16	-	S	
Dynamic ^b							
Input Capacitance	Ciss		-	630	-	pF	
Output Capacitance	Coss	V_{DS} = 10 V, V_{GS} = 0 V, f = 1 MHz	-	105	-		
Reverse Transfer Capacitance	C _{rss}		- 4		-		
Total Gate Charge	Qg	$V_{DS} = 10 \text{ V}, V_{GS} = 8 \text{ V}, I_D = 1.5 \text{ A}$	-	12	18	nC	
	-		-	6.8	11		
Gate-Source Charge	Q _{gs}	$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 1.5 \text{ A}$	-	0.8	-		
Gate-Drain Charge	Q _{gd}		-	1.1	-		
Gate Resistance	Rg	$V_{GS} = 0.1 V, f = 1 MHz$	-	5.3	-	Ω	
Turn-On Delay Time	t _{d(on)}		-	7	15	ns	
Rise Time	t _r	V_{DD} = -10 V, R_L = 6.7 Ω	-	15	30		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 1.5 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	-	30	60		
Fall Time	t _f		-	10	20		
Turn-On Delay Time	t _{d(on)}		-	5	10		
Rise Time	t _r	V_{DD} = -10 V, R_L = 6.7 Ω	-	15	30		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -1.5 \text{ A}, V_{\text{GEN}} = -8 \text{V}, \text{R}_\text{g} = 1 \Omega$	-	30	60		
Fall Time	t _f		-	10	20		
Drain-Source Body Diode Characteris	stics			1		1	
Continuous Source-Drain Diode Current	I _S	T _A = 25 °C	-	-	1.5	А	
Pulse Diode Forward Current	I _{SM}		-	-	20		
Body Diode Voltage	V _{SD}	$I_{\rm S} = 1.5 \text{ A}, V_{\rm GS} = 0$	-	0.7	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}		-	15	30	ns	
Body Diode Reverse Recovery Charge	Q _{rr}		-	6	15	nC	
Reverse Recovery Fall Time	ta	I _F = 1.5 A, dl/dt = 100 A/µs, T _J = 25 °C	-	7	-		
Reverse Recovery Rise Time	t _b] [-	8	-	ns	

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.

b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2

Si8472DB




Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature

S15-1510-Rev. B, 29-Jun-15

3


Document Number: 63300

For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>







TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient 4

For technical questions, contact: pmostechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






• When mounted on 1" x 1" FR4 with full copper.

Note


a. The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Full Copper)




Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Minimum Copper)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63300.







Notes

- 1. Bumps are 95.5/3.8/0.7 Sn/Ag/Cu.
- 2. Backside surface is coated with a Ti/Ni/Ag layer.
- 3. Non-solder mask defined copper landing pad.
- 4. Laser mark on the backside surface of die.
- 5. "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.
- 6. is the location of pin 1

DIM.		MILLIMETERS		INCHES				
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
А	0.458	0.504	0.550	0.0180	0.0198	0.0217		
A1	0.214	0.250	0.286	0.0084	0.0098	0.0113		
A2	0.244	0.254	0.264	0.0096	0.0100	0.0104		
b	0.297	0.330	0.363	0.0117	0.0130	0.0143		
b1		0.250			0.0098			
е		0.500			0.0197			
s	0.210	0.230	0.250	0.0083	0.0091	0.0096		
D	0.920	0.960	1.000	0.0362	0.0378	0.0394		
К	0.029	0.065	0.102	0.0011	0.0026	0.0040		

Note

• Use millimeters as the primary measurement.

ECN: T15-0176-Rev. A, 27-Apr-15 DWG: 6039

Revision: 27-Apr-15

1



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.