General Description

The MAX5953A/MAX5953B/MAX5953C/MAX5953D integrate a complete power IC solution for Powered Devices (PD) in a Power-Over-Ethernet (PoE) system, in compliance with the IEEE 802.3af standard. The MAX5953A/MAX5953B/MAX5953C/MAX5953D provide the PD with a detection signature, a classification signature, and an integrated isolation switch with programmable inrush current control. These devices also integrate a voltage-mode PWM controller with two power MOSFETs connected in a two-switch voltageclamped DC-DC converter configuration.

An integrated MOSFET provides PD isolation during detection and classification. All devices guarantee a leakage current offset of less than 10µA during the detection phase. A programmable current limit prevents high inrush current during power-on. The devices feature power-mode undervoltage lockout (UVLO) with wide hysteresis and long deglitch time to compensate for twisted-pair-cable resistive drop and to assure glitch-free transition between detection, classification, and power-on/-off phases. The MAX5953A/MAX5953C have an adjustable UVLO threshold with the default value compliant to the 802.3af standard, while the MAX5953B/MAX5953D have a lower and fixed UVLO threshold compatible with some legacy pre-802.3af power-sourcing equipment (PSE) devices.

The DC-DC converters are operable in either forward or flyback configurations with a wide input voltage range from 11V to 76V and up to 15W of output power. The voltage-clamped power topology enables full recovery of stored magnetizing and leakage inductive energy for enhanced efficiency and reliability. When using the high-side MOSFET, the controller can be configured as a buck converter. A look-ahead signal for driving secondary-side synchronous rectifiers can be used to increase efficiency. A wide array of protection features include UVLO, over-temperature shutdown, and shortcircuit protection with hiccup current limit for enhanced performance and reliability. Operation up to 500kHz allows for smaller external magnetics and capacitors.

The MAX5953A/MAX5953B/MAX5953C/MAX5953D are available in a high-power (2.22W), 7mm x 7mm thermally enhanced thin QFN package.

Applications

IEEE 802.3af Powered Devices IP Phones Wireless Access Nodes

Internet Appliances Security Cameras Computer Telephony

Features

- ♦ **Powered Device Interface Fully Integrated IEEE 802.3af-Compliant PD Interface**
	- **PD Detection and Programmable Classification Signatures**

MAXM

- **Less than 10µA Leakage Current Offset During Detection**
- **Integrated MOSFET for Isolation and Inrush Current Limiting**
- **Gate Output Allows External Control of the Internal Isolation MOSFET**
- **Programmable Inrush Current Control Programmable Undervoltage Lockout (MAX5953A/MAX5953C)**
- ♦ **DC-DC Converter**
	- **Clamped, Two-Switch Power IC for High Efficiency**
	- **Integrated High-Voltage 0.4**Ω **Power MOSFETs Up to 15W Output Power**
	- **Bias Voltage Regulator with Automatic High-Voltage Supply Turn-Off**
	- **11V to 76V Wide Input Voltage Range**
	- **Feed-Forward Voltage-Mode Control for Fast Input Transient Rejection**
	- **Programmable Undervoltage Lockout**
	- **Overtemperature Shutdown**
	- **Indefinite Short-Circuit Protection with Programmable Fault Integration**
	- **Integrated Look-Ahead Signal for Secondary-Side Synchronous Rectification**
	- **> 90% Efficiency with Synchronous Rectification**
	- **Up to 500kHz Switching Frequency**
- ♦ **High-Power (2.22W), 7mm x 7mm Thermally Enhanced Lead-Free Thin QFN Package**

Ordering Information

Operating junction temperature range is 0° C to +125 $^{\circ}$ C. +Denotes lead-free package.

Pin Configuration and Typical Operating Circuit appear at end of data sheet.

MAXIM

__ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

*As per JEDEC 51 standard.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = (V + - V_{EE}) = 48V$, GATE = PGOOD = \overline{PGOOD} = unconnected, GND = OUT, HVIN = V+, UVLO = V_{EE}, T_J = 0°C to +125°C, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$. All voltages are referenced to V_{EE}, unless otherwise noted.) (Note 1)

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = (V + - V_{EE}) = 48V$, GATE = PGOOD = \overline{PGOOD} = unconnected, GND = OUT, HVIN = V+, UVLO = V_{EE}, T_J = 0°C to +125°C, unless otherwise noted. Typical values are at TJ = +25°C. All voltages are referenced to VEE, unless otherwise noted.) (Note 1)

ELECTRICAL CHARACTERISTICS (DC-DC Controller)

(All voltages referenced to GND, unless otherwise noted. V_{HVIN} = +48V, C_{INBIAS} = 1µF, C_{REGOUT} = 2.2µF, R_{RTCT} = 25k Ω , C_{RTCT} = 100pF, CBST = 0.22µF, VCSS = VCS = 0V, VRAMP = VDCUVLO = 3V, TJ = 0°C to +125°C, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$, unless otherwise noted.) (Note 1)

MAXM

ELECTRICAL CHARACTERISTICS (DC-DC Controller) (continued)

(All voltages referenced to GND, unless otherwise noted. V_{HVIN} = +48V, C_{INBIAS} = 1μF, C_{REGOUT} = 2.2μF, R_{RTCT} = 25kΩ, C_{RTCT} = 100pF, CBST = 0.22µF, VCSS = VCS = 0V, VRAMP = VDCUVLO = 3V, TJ = 0°C to +125°C, unless otherwise noted. Typical values are at $T_1 = +25^{\circ}C$, unless otherwise noted.) (Note 1)

ELECTRICAL CHARACTERISTICS (DC-DC Controller) (continued)

(All voltages referenced to GND, unless otherwise noted. V_{HVIN} = +48V, C_{INBIAS} = 1µF, C_{REGOUT} = 2.2µF, R_{RTCT} = 25kΩ, C_{RTCT} = 100pF, CBST = 0.22µF, VCSS = VCS = 0V, VRAMP = VDCUVLO = 3V, T, $= 0^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$, unless otherwise noted.) (Note 1)

Note 1: Limits at 0°C are quaranteed by design, unless otherwise noted.

Note 2: The input offset current is illustrated in Figure 1.

Note 3: Effective differential input resistance is defined as the differential resistance between V+ and V_{EE} without any external resistance.

Note 4: Classification current is turned off whenever the IC is in power mode.

Note 5: See Table 2 in the Classification Mode section. R_{DISC} and R_{RCLASS} must be 1%, 100ppm or better. I_{CLASS} includes the IC bias current and the current drawn by RDISC.

Note 6: See the Thermal Dissipation section.

Note 7: When UVLO is connected to the midpoint of an external resistor-divider with a series resistance of 25.5kΩ (±1%), the turnon threshold set point for the power mode is defined by the external resistor-divider. Make sure the voltage on UVLO does not exceed its maximum rating of 8V when V_{IN} is at the maximum voltage.

Note 8: When V_{UVLO} is below V_{TH,G,UVLO}, the MAX5953A/MAX5953C set the turn-on voltage threshold internally (V_{UVLO,ON}).

Note 9: An input voltage or V_{UVLO} glitch below their respective thresholds shorter than or equal to t_{OFF} DLY does not cause the MAX5953A/MAX5953B/MAX5953C/MAX5953D to exit power-on mode (as long as the input voltage remains above an operable voltage level of 12V).

Note 10: Guaranteed by design, not tested in production for MAX5953B/MAX5953D.

Note 11: PGOOD references to OUT while PGOOD references to V_{EE}.

Note 12: Output switching frequency is $1/2$ oscillator frequency.

Figure 1. Effective Differential Input Resistance/Offset Current

Typical Operating Characteristics $(V_{IN} = (V + - V_{EE}) = 48V$, GATE = PGOOD = unconnected, GND connected to OUT, HVIN connected to V+, UVLO = V_{EE}, C_{INBIAS} = 1µF,

___ 7

MAXIM

MAX5953A/MAX5953B/MAX5953C/MAX5953D MAX5953A/MAX5953B/MAX5953C/MAX5953D

 $(V_{\text{IN}} = (V + - V_{\text{EE}}) = 48V$, GATE = PGOOD = unconnected, GND connected to OUT, HVIN connected to V+, UVLO = V_{EE}, C_{INBIAS} = 1µF,

Typical Operating Characteristics (continued)

MAX5953A/MAX5953B/MAX5953C/MAX5953D MAX5953A/MAX5953B/MAX5953C/MAX5953D

Typical Operating Characteristics (continued)

 $(V_{IN} = (V + - V_{EE}) = 48V$, GATE = PGOOD = unconnected, GND connected to OUT, HVIN connected to V+, UVLO = V_{EE}, C_{INBIAS} = 1µF, CREGOUT = 2.2µF, RRTCT = 25kΩ, CRTCT = 100pF, CBST = 0.22µF, TJ = 0°C to +125°C, unless otherwise noted. Typical values are

MAXIM

MAX5953A/MAX5953B/MAX5953C/MAX5953D

MAX5953A/MAX5953B/MAX5953C/MAX5953D

Pin Description

MAXIM

Pin Description (continued)

Figure 2. RJ-45 Connector, PoE Magnetic, and Input Diode Bridges

MAXM

MAX5953A/MAX5953B/MAX5953C/MAX5953D ខី≓ឺ
បី $\frac{2}{3}$ **SU** $\frac{1}{2}$ 81
የኢ
47 \lesssim 16.2kΩ R14 143kΩ \mathbf{E} D3 $\left| \begin{matrix} 2 & 0.124 \\ 0 & 47 \mu^2 \end{matrix} \right|$ ╢ C14 0.0047µF R16
562Ω $\sum_{i=1}^{n}$ 22T $C17$
 0.047μ F 25T Ξ e e GND COMP C16 0.15µF C11
D.1µF ★D2 U2 FOD2712 ក \circ ER13 15Ω 5'‡ $XFRMRL$ $28, 29$ జి। **PPWM** BST **KFRMRH** INBIAS Ξ ∃ DRNH PPWM R12
604Ω $33, 34$ 21 C10 0.33µF SRC 26, 27 R10 100Ω $\begin{array}{c|c|c|c|c} \hline \text{Area} & \text{Area} & \text{Area} & \text{Area} \\ \hline \text{Area} & \text{Area} & \text{Area} \\ \hline \text{Area} & \text{Area} & \text{Area} \\ \hline \text{Area} & \text{Area} \\ \$ CS ន $\triangledown^{\mathbb{S}}_{\mathbb{S}}$ ខង្ក
ខ្លួ HVIN PGND జె 23 R16
316kΩ
^ MAX5953A OPTO DCUVLO 25 నె | GND $\overline{2}$ R17
14.7kΩ
^ ^ ^ ط⊤
S5 CSS 42 24 nes
በመ RTCT ຂ≦ິ FLTINT R8 OPEN $\overline{\mathbb{R}}$ 43 RCLASS REGOUT RAMP DRVIN RCFF GATE VEE OUT ا‡¤
آ⊼ $\frac{4}{4}$ \pm 30 16 4 $^{\circ}$ ග ا≘ اچ

Figure 3. Typical Application Circuit

MAXIM

MAX5953A/MAX5953B/MAX5953C/MAX5953D

Figure 4. For higher power applications, the MAX5953A/MAX5953B/MAX5953C/MAX5953D can be used in a two-switch forward converter configuration

Detailed Description

PD Interface

The MAX5953A/MAX5953B/MAX5953C/MAX5953D include complete interface function for a PD to comply with the IEEE 802.3af standard in a PoE system. They provide the PD with a detection signature, a classification signature, and an integrated isolation switch with programmable inrush current control. An integrated MOSFET provides PD isolation during detection and classification. All devices guarantee a leakage current offset of less than 10µA during the detection phase. A programmable current limit prevents high inrush current during power-on. The device features power-mode UVLO with wide hysteresis and long deglitch time to compensate for twisted-pair-cable resistive drop and to assure glitch-free transition between detection, classification, and power-on/-off phases. The MAX5953A/ MAX5953C have an adjustable UVLO threshold with the default value compliant to the 802.3af standard, while the MAX5953B/MAX5953D have a lower and fixed UVLO threshold compatible with some legacy pre-802.3af PSE.

Table 1. PD Power Classification/ RRCLASS Selection

*Class 4 reserved for future use.

Table 2. Setting Classification Current

Operating Modes

Depending on the input voltage ($V_{IN} = V_+ - V_{EE}$), the PD front-end section of the MAX5953A/MAX5953B/ MAX5953C/MAX5953D operate in three different modes: PD detection signature, PD classification, and PD power. All voltage thresholds are designed to operate with or without the optional diode bridge while still complying with the IEEE 802.3af standard (see Figure 2).

Detection Mode (1.4V ≤ **VIN** ≤ **10.1V)**

In detection mode, the power source equipment (PSE) applies two voltages on VIN in the range of 1.4V to 10.1V (1V step minimum), and records the corresponding current measurements at those two points. The PSE then computes $ΔV/ΔI$ to ensure the presence of the 25.5kΩ signature resistor. In this mode, most interface circuitry of the MAX5953A/MAX5953B/MAX5953C/MAX5953D is off and the offset current is less than 10µA.

Classification Mode (12.6V ≤ **VIN** ≤ **20V)**

In the classification mode, the PSE classifies the PD based on the power consumption required by the PD. This allows the PSE to efficiently manage power distribution. The IEEE 802.3af standard defines five different classes as shown in Table 1. An external resistor (RBCLASS) connected from RCLASS to VFF sets the classification current.

The PSE determines the class of a PD by applying a voltage at the PD input and measuring the current sourced out of the PSE. When the PSE applies a voltage between 12.6V and 20V, the IC exhibits a current characteristic with values indicated in Table 2. The PSE uses the classification current information to classify the power requirement of the PD. The classification current includes the current drawn by the 25.5kΩ detection signature resistor and the supply current of the IC so the total current drawn by the PD is within the IEEE 802.3af standard figures. The classification current is turned off whenever the device is in power mode.

*VIN is measured across the MAX5953A/MAX5953B/MAX5953C/MAX5953D input pins (V+ - VEE), which do not include the diode bridge voltage drop.

Power Mode

During power mode, when V_{IN} rises above the undervoltage lockout threshold (VUVLO, ON), the IC gradually turns on the internal n-channel MOSFET Q1 (see Figure 8). The IC charges the gate of Q1 with a constant current source (10µA, typ). The drain-to-gate capacitance of Q1 limits the voltage rise rate at the drain of the MOSFET, thereby limiting the inrush current. To further reduce the inrush current, add external drain-to-gate capacitance (see the Inrush Current Limit section). When the drain of Q1 is within 1.2V of its source voltage and its gate-tosource voltage is above 5V, the MAX5953A/MAX5953B assert the PGOOD output (MAX5953C/MAX5953D assert the PGOOD output). The IC has a wide UVLO hysteresis and turn-off deglitch time to compensate for the high impedance of the twisted-pair cable.

Undervoltage Lockout for PD Interface

The IC operates up to a 67V supply voltage with a default UVLO turn-on (VUVLO,ON) set at 38.6V (MAX5953A/ MAX5953C) or 35.4V (MAX5953B/MAX5953D) and a UVLO turn-off (VUVLO,OFF) set at 30V. The MAX5953A/ MAX5953C have an adjustable UVLO threshold using a resistor-divider connected to UVLO (see Figure 3). When the input voltage goes below the UVLO threshold for more than tOFF DLY, the MOSFET turns off.

To adjust the UVLO threshold, connect an external resistor-divider from V+ to UVLO to VEE. Use the following equations to calculate R1 and R2 for a desired UVLO threshold:

> $R2 = 25.5k\Omega \times \frac{V_1}{V_2}$ V $\mathsf{R1}\!=\!25.5\!\!\,\mathsf{k}\mathbf{\Omega}$ – $\mathsf{R2}$ REF UVLO INEX $2 = 25.5$ k $\Omega \times \frac{V_{\text{REF}}}{V}$ l, Ω

where V_{IN,EX} is the desired UVLO threshold. Since the resistor-divider replaces the 25.5k Ω PD detection resistor, ensure that the sum of R1 and R2 equals 25.5kΩ ±1%. When using the external resistor-divider, MAX5953A/ MAX5953C have an external reference voltage hysteresis of 20% (typ). In other words, when UVLO is programmed externally, the turn-off threshold is 80% (typ) of the new UVLO threshold.

Inrush Current Limit

The IC charges the gate of the internal MOSFET with a constant current source (10µA, typ). The drain-to-gate capacitance of the MOSFET limits the voltage rise rate at the drain, thereby limiting the inrush current. Add an external capacitor from GATE to OUT to further reduce the inrush current. Use the following equation to calculate the inrush current:

$$
I_{INRUSH} = I_G \times \frac{C_{OUT}}{C_{GATE}}
$$

The recommended typical inrush current for a PoE application is 100mA.

PGOOD/PGOOD Output

PGOOD is an open-drain, active-high logic output. PGOOD goes high impedance when V_{OUT} is within 1.2V of VEE and when GATE is 5V above VEE. Otherwise, PGOOD is pulled to VOUT (given that VOUT is at least 5V below V+). Connect PGOOD directly to CSS to enable/disable the DC-DC converter. PGOOD is an open-drain, active-low logic output. PGOOD is pulled to VEE when VOUT is within 1.2V of VEE and when GATE is 5V above VEE. Otherwise, PGOOD goes high impedance. Connect a $100_kΩ$ pullup resistor from PGOOD to V+ if needed.

Thermal Dissipation

Thermal shutdown limits total power dissipation in the IC. If the junction temperature exceeds +160°C, thermal shutdown is enabled to turn off the MAX5953A/ MAX5953B/MAX5953C/MAX5953D, allowing the IC to cool. The IC turns on after the junction temperature cools by 20°C.

DC-DC Converter

The MAX5953A/MAX5953B/MAX5953C/MAX5953D isolated PWM power ICs feature integrated switching power MOSFETs connected in a voltage-clamped, two-transistor, power-circuit configuration. These devices can be used in both forward and flyback configurations with a wide 11V to 76V input voltage range. The voltageclamped power topology enables full recovery of stored magnetizing and leakage inductive energy for enhanced efficiency and reliability. A look-ahead signal for driving secondary-side synchronous rectifiers can be used to increase efficiency. A wide array of protection features include UVLO, overtemperature shutdown, and short-circuit protection with hiccup current-limit for enhanced performance and reliability. Operation up to 500kHz allows smaller external magnetics and capacitors.

Power Topology

The two-switch forward-converter topology offers outstanding robustness against faults and transformer saturation while affording efficient use of 0.4Ω power MOSFETs. Voltage-mode control with feed-forward compensation allows the rejection of input supply disturbances within a single cycle similar to that of currentmode controlled topologies.

The two-switch power topology recovers energy stored in both the magnetizing and the parasitic leakage inductances of the transformer. The Typical Application Circuit, Figure 3, shows the schematic diagram of a -48V input flyback converter using the MAX5953A. Figure 4 shows the schematic diagram of a -48V input forward converter and a 5V, 3A output isolated power supply.

Voltage-Mode Control and the PWM Ramp

For voltage-mode control, the feed-forward PWM ramp is generated at RCFF. From RCFF, connect a capacitor to GND and a resistor to HVIN. The ramp generated is applied to the noninverting input of the PWM comparator at RAMP and has a minimum voltage of approximately 2V. The slope of the ramp is determined by the voltage at HVIN and affects the overall loop gain. The ramp peak must remain below the 5.5V dynamic range of RCFF. Assuming the maximum duty cycle approaches 50% at a minimum input voltage (PWM UVLO turnon threshold), use the following formula to calculate the minimum value of either the ramp capacitor or resistor:

$$
R_{RCFF} \times C_{RCFF} \geq \frac{V_{IN,EX}}{2 \times f_S \times V_{R(P-P)}}
$$

where fs is the switching frequency, $V_{R(P-P)}$ is the peakto-peak ramp voltage (2V, typ). Select R_{RCFF} resistance value between 200kΩ and 600kΩ.

Maximize the signal-to-noise ratio by setting the ramp peak as high as possible. Calculate the low-frequency, small-signal gain of the power stage (the gain from the inverting input of the PWM comparator to the output) using the following formula:

GPS = NSP x RRCFF x CRCFF x fS

where N_{SP} is the secondary to primary power transformer turns ratio.

Secondary-Side Synchronization

The MAX5953A/MAX5953B/MAX5953C/MAX5953D provide convenient synchronization for optional secondary-side synchronous rectifiers. Figure 5 shows the connection diagram with a high-speed optocoupler. Choose an optocoupler with a propagation delay of less than 80ns. The synchronizing pulse is generated approximately 110ns ahead of the main pulse that drives the two power MOSFETs.

Undervoltage Lockout for DC-DC Converter

Connect PGOOD to DCUVLO to ensure the PD interface is ready prior to the DC-DC converter. The DCUVLO block monitors the input voltage at HVIN through an

external resistive divider (R16 and R17) connected to DCUVLO (see Figure 3). Use the following equation to calculate R16 and R17:

$$
V_{DCUVLOIN} = V_{DCUVLO} \times \left(1 + \frac{R16}{R17}\right)
$$

where VDCUVLOIN is the desired input voltage lockout level and VDCUVLO is the undervoltage lockout threshold (1.25V, typ). Select the R17 resistance value between 100kΩ and 500kΩ.

Optocoupled Feedback

Isolated voltage feedback is achieved by using an optocoupler as shown in Figure 3. Connect the collector of the optotransistor to OPTO and a pullup resistor between OPTO and REGOUT.

Internal Regulators

As soon as power is provided to HVIN, internal power supplies power the DCUVLO detection circuitry. REGOUT is used to drive the internal power MOSFETs. Bypass REGOUT to GND with a minimum 2.2µF ceramic capacitor. The HVIN LDO steps down VHVIN to a nominal output voltage (VREGOUT) of 8.75V. A second parallel LDO powers REGOUT from INBIAS. A tertiary winding connected through a diode to INBIAS powers up REGOUT once switching commences. This powers REGOUT to 10.5V (typ) and shuts off the current flowing from HVIN to REGOUT. This results in a lower onchip power dissipation and higher efficiency.

Figure 5. Secondary-Side Synchronous Rectifier Driver Using a High-Speed Optocoupler

MAXIM

Soft-Start

Program the MAX5953A/MAX5953B/MAX5953C/ MAX5953D soft-start with an external capacitor (CCSS) connected between CSS and GND. When the device turns on, C_{CSS} charges with a constant current of 33µA, ramping up to 7.3V. During this time, the feedback input (OPTO) is clamped to V CSS + 0.6V. This initially holds the duty cycle lower than the value the regulator imposes, thus preventing voltage overshoot at the output. When the IC turns off, the soft-start capacitor internally discharges to GND.

Oscillator

The oscillator is externally programmable through a resistor connected from RTCT to REGOUT and a capacitor connected from RTCT to GND. The PWM frequency is one-half the frequency seen at RTCT with a 50% duty cycle. Use the following formula to calculate the oscillator components:

where C_{PCB} is the stray capacitance on the PC board (14pF, typ), VTH,RTCT is the RTCT peak trip level, and fs is the switching frequency.

Integrating Fault Protection

The integrating fault protection feature allows the IC to ignore transient overcurrent conditions for a programmable amount of time, giving the power-supply time to behave like a current source to the load. This can happen, for example, under load-current transients when the control loop requests maximum current to keep the output voltage from going out of regulation. The ignore time is programmed externally by connecting a capacitor from FLTINT to GND. Under sustained overcurrent faults, the voltage across this capacitor ramps up toward the FLTINT shutdown threshold (2.7V, typ). When V_{FLTINT} reaches the shutdown threshold, the power supply shuts down. A high-value bleed resistor connected in parallel with the FLTINT capacitor allows the capacitor to discharge toward the restart threshold (1.9V, typ). FLTINT drops to the restart threshold allowing for soft-starting the supply again.

The fault integration circuit works by forcing an 80µA current into FLTINT for one clock cycle every time the current-limit comparator ILIM (Figure 9) trips. Use the following formula to calculate the approximate capacitor needed for the desired shutdown time:

$$
C_{FLTINT} \cong \frac{|FLTINT \times t_{SH}|}{1.4}
$$

where IFLTINT is typically 80µA, and tsH is the desired ignore time during which current-limit events from the current-limit comparator are ignored.

This is an approximate formula; some testing may be required to fine tune the actual value of the capacitor.

Calculate the approximate bleed resistor needed for the desired recovery time using the following formula:

$$
R_{FLTINT} \cong \frac{t_{RT}}{C_{FLTINT} \times 0.3514}
$$

where t_{RT} is the desired recovery time.

Choose $t_{\text{RT}} \geq 10 \times t_{\text{SH}}$. Typical values for t_{SH} can range from a few hundred microseconds to a few milliseconds.

Shutdown

Shut down the controller section of the IC by driving DCUVLO to GND using an open-collector or open-drain transistor connected to GND. The DC-DC converter section shuts down if REGOUT is below its DCUVLO level.

Current-Sense Comparator

The current-sense (CS) comparator and its associated logic limit the peak current through the internal MOSFET. Current is sensed at CS as a voltage across a sense resistor between the source of the MOSFET and GND. The power MOSFET switches off when the voltage at CS reaches 156mV. Select the current-sense resistor, RSENSE, according to the following equation:

$$
RSENSE = 0.156V / ILimPrimary
$$

where I_{LimPrimary} is the maximum peak primary-side current.

To reduce switching noise, connect CS to an external RC lowpass filter for additional filtering (Figure 3).

Applications Information

Design Example **Design Example 1: PD with three-output flyback DC-DC converter**

Figure 6 shows an isolated three-output flyback DC-DC converter. It provides output voltages of 10V at 30mA, 5.1V at 1.8A, and 2.55V at 5.4A.

Design Example 2: PD with nonisolated step-down (buck) converter

Figure 7 shows a buck converter with 12V, 0.75A output. **Caution:** this converter does not have active current limit.

Figure 6. PD with Three-Output Flyback DC-DC Converter

Figure 7. PD with Nonisolated Step-Down (Buck) Converter

Table 3. Component Suppliers

Layout Recommendations

All connections carrying pulsed currents must be very short, as wide as possible, and have a ground plane as a return path. The inductance of these connections must be kept to a minimum due to the high di/dt of the currents in high-frequency-switching power converters.

Current loops must be analyzed in any layout proposed, and the internal area kept to a minimum to reduce radiated EMI. Ground planes must be kept as intact as possible.

Block Diagrams (continued)

Figure 9. DC-DC Converter Block Diagram (Voltage-Mode PWM Controller and Two-Switch Power Stage)

24 __

Pin Configuration

Selector Guide

Chip Information

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

Revision History

Pages changed at Rev 1: 1, 27

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ **27**

© 2006 Maxim Integrated Products **inc. is a registered trademark of Maxim Integrated Products**, Inc.