

Precision, Selectable Gain, Fully Differential Funnel Amplifier

FEATURES

Precision attenuation: G = 0.4, G = 0.8 Fully differential or single-ended input/output Differential output designed to drive precision ADCs Drives switched capacitor and Σ-Δ ADCs Rail-to-rail output VOCM pin adjusts output common-mode voltage Robust overvoltage protection up to \pm 15 V (V_S = $+5$ V) **Single supply: 3 V to 10 V Dual supplies: ±1.5 V to ±5 V High performance Suited for driving 18-bit converters up to 4 MSPS 10 nV/√Hz output noise 3 ppm/°C gain drift 500 μV maximum output offset 50 V/μs slew rate Low power: 3.2 mA supply current**

APPLICATIONS

ADC drivers Differential instrumentation amplifier building blocks Single-ended-to-differential converters

GENERAL DESCRIPTION

The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is a fully differential, attenuating amplifier with integrated precision gain resistors. It provides precision attenuation (by 0.4 or 0.8), common-mode level shifting, and single-ended-todifferential conversion along with input overvoltage protection. Power dissipation on a single 5 V supply is only 16 mW.

The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is a simple to use, fully integrated precision gain block, designed to process signal levels of up to ± 10 V on a single supply. It provides a complete interface to make industrial level signals directly compatible with the differential input ranges of low voltage high performance 16-bit or 18-bit single-supply successive approximation (SAR) analog-to-digital converters (ADCs).

The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) comes with two standard pin-selectable gain options: 0.4 and 0.8. The gain of the part is set by driving the input pin corresponding to the appropriate gain.

The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) also provides overvoltage protection from large industrial input voltages up to ± 15 V while operating on a single 5 V supply. The VOCM pin adjusts the output voltage common mode for precision level shifting, to match the ADC's input range and maximize dynamic range.

Rev. D [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8475.pdf&product=AD8475&rev=D)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Data Sheet **[AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf)**

09432-001

FUNCTIONAL BLOCK DIAGRAMS

NC = NO CONNECT Figure 2. 10-Lead MSOP

09432-002

Th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) works extremely well with SAR, Σ-Δ, and pipeline converters. The high current output stage of the part allows it to drive the switched capacitor front-end circuits of many ADCs with minimal error.

Unlike many differential drivers in the market, the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is a high precision amplifier. With 500 μ V maximum output offset, 10 nV/ \sqrt{Hz} output noise, and −112 dB THD + N, th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) pairs well with high accuracy converters. Considering its low power consumption and high precision, the slew-enhanced [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) has excellent speed, settling to 18-bit precision for 4 MSPS acquisition.

Th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is available in a space-saving 16-lead 3 mm \times 3 mm LFCSP package and a 10-lead MSOP package. It is fully specified over the −40°C to +85°C temperature range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2010–2017 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

1/2014—Rev. B to Rev. C

4/2011—Rev. A to Rev. B

1/2011—Rev. 0 to Rev. A

10/2010—Revision 0: Initial Version

SPECIFICATIONS

 $V_s = 5$ V, G = 0.4, VOCM connected to 2.5 V, R_L = 1 kΩ differentially, T_A = 25°C, referred to output (RTO), unless otherwise noted.

Table 1.

¹ Includes amplifier voltage and current noise, as well as noise of internal resistors.
² Includes input bias and offset current errors.

³ The input voltage range is a function of the voltage supplies and ESD diodes. See th[e Input Voltage Range](#page-17-0) section for more information.
⁴ Internal resistors are trimmed to be ratio matched but have ±20% absolute accu

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 3. 16-Lead LFCSP Pin Configuration

Table 4. 16-Lead LFCSP Pin Function Descriptions

Mnemonic	Description		
$+$ IN 0.4 x	Positive Input for 0.4 Attenuation.		
$+$ IN 0.8 x	Positive Input for 0.8 Attenuation		
$-IN 0.8x$	Negative Input for 0.8 Attenuation.		
$-IN 0.4x$	Negative Input for 0.4 Attenuation.		
$-IN 0.4x$	Negative Input for 0.4 Attenuation.		
$+VS$	Positive Supply.		
$+VS$	Positive Supply.		
$+VS$	Positive Supply.		
VOCM	Output Common-Mode Adjust.		
$+$ OUT	Positive Output.		
$-$ OUT	Negative Output.		
NC.	No Connect.		
$-VS$	Negative Supply.		
$-VS$	Negative Supply.		
$-VS$	Negative Supply.		
$+$ IN 0.4 x	Positive Input for 0.4 Attenuation.		
EPAD	Solder the exposed paddle on the back of the package to a ground plane.		

Figure 4. 10-Lead MSOP Pin Configuration

Table 5. 10-Lead MSOP Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, $V_S = 5$ V, gain = 0.4, $R_{LOAD} = 1$ k Ω , RTO, unless otherwise specified.

VS = +5V, VOCM = +2.5V

09432-016

+V^S 0.2 0.4 TILLE THH Tilli **THHI** Ⅲ OUTPUT VOLTAGE SWING (V)
REFERRED TO SUPPLY VOLTAGES **REFERRED TO SUPPLY VOLTAGES 0.6 0.8** FF HH FFIII HH ॻ **OUTPUT VOLTAGE SWING (V) 1.0** i Tili ┌─────── TTM ┼┼╫╫ EEM **THUI** i Tilli THH **ñ40°C +25°C +85°C** ШШ **+105°C** FFITH THH **+125°C** LT IIII ऻऻऻऻऻऻ TTTTT ┽┽┽┽┽
┽┽┽┽┽┽
┽┽┽┽┽┽
┽┽┽┽┽ Tilli $\frac{1}{\sqrt{2}}$ **1.0 0.8** SUI THE L **0.6 0.4 0.2** $-V_{S}$ **h**
100 **Think** 09432-013 **100 1k 10k 100k 1M RLOAD (Ω)**

Figure 11. Output Voltage Swing vs. R_{LOAD} vs. Temperature, $V_S = \pm 5$ V and $+5$ V

Figure 12. Overdrive Recovery

Figure 13. Power Supply Rejection Ratio (PSRR) vs. Frequency

Figure 14. Output Voltage Swing vs. Output Current vs. Temperature, $V_S = \pm 5$ V and $+5$ V

Figure 18. Small Signal Frequency Response for Various Supplies

Figure 20. Large Signal Frequency Response for All Gains, $V_S = \pm 5$ V

1M 10M 100M

09432-024

FREQUENCY (Hz)

— 50
100k

RL = 10kΩ

0 ∟ 40-
1k **ñ30 ñ20 ñ10 ñ7.96** 1k 10k 100k 1M 10M 100M **GAIN (dB) FREQUENCY (Hz) CL = 0pF** $C_{L} = 5pF$
 $C_{L} = 10p$ **CL = 10pF** 09432-025

Figure 23. Small Signal Frequency Response for Various Capacitive Loads

Figure 24. Small Signal Frequency Response for Various VOCM Levels

Figure 26. Large Signal Frequency Response for Various Capacitive Loads

09432-033

09432-035

09432-034

10ns/DIV Figure 31. Small Signal Step Response for Various Resistive Loads

20ns/DIV Figure 34. Large Signal Step Response for Various Resistive Loads

09432-036

09432-042

09432-046

Figure 41. Harmonic Distortion vs. Vout at Various Supplies

Figure 44. Spurious-Free Dynamic Range vs. Frequency at Various Loads

Figure 46. 0.1 Hz to 10 Hz Voltage Noise

TERMINOLOGY

Figure 48. Signal and Circuit Definitions

Differential Voltage

Differential voltage refers to the difference between two node voltages. For example, the output differential voltage (or equivalently, output differential mode voltage) is defined as

$$
V_{OUT, dm} = (V_{+OUT} - V_{-OUT})
$$

where V_{+OUT} and V_{-OUT} refer to the voltages at the +OUT and −OUT terminals with respect to a common ground reference. Similarly, the differential input voltage is defined as

$$
V_{\text{IN, dm}} = (V_{\text{+IN}} - (V_{\text{-IN}}))
$$

Common-Mode Voltage

Common-mode voltage refers to the average of two node voltages with respect to the local ground reference. The output commonmode voltage is defined as

 $V_{OUT, cm} = (V_{+OUT} + V_{-OUT})/2$

The input common-mode voltage is defined as

 $V_{IN, cm} = (V_{+IN} + V_{-IN})/2$

Balance

Output balance is a measure of how close the output differential signals are to being equal in amplitude and opposite in phase. Output balance is most easily determined by placing a wellmatched resistor divider between the differential voltage nodes and comparing the magnitude of the signal at the divider midpoint with the magnitude of the differential signal. By this definition, output balance is the magnitude of the output common-mode voltage divided by the magnitude of the output differential mode voltage.

Output Balance Error =
$$
\frac{\Delta V_{OUT, cm}}{\Delta V_{OUT, dm}}
$$

THEORY OF OPERATION **OVERVIEW**

Th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is a fully differential amplifier, with integrated lasertrimmed resistors, that provides precision attenuating gains of 0.4 and 0.8. The internal differential amplifier of the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) differs from conventional operational amplifiers in that it has two outputs whose voltages are equal in magnitude, but move in opposite directions (180° out of phase). An additional input, VOCM, sets the output common-mode voltage. Like an operational amplifier, it relies on high open-loop gain and negative feedback to force the output nodes to the desired voltages. The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is designed to greatly simplify single-ended-todifferential conversion, common-mode level shifting and precision attenuation of large signals so that they are compatible with low voltage, differential input ADCs.

Figure 49. Block Diagram

CIRCUIT INFORMATION

The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) amplifier uses a voltage feedback topology; therefore, the amplifier exhibits a nominally constant gain bandwidth product. Like a voltage feedback operational amplifier, th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) also has high input impedance at its internal input terminals (the summing nodes of the internal amplifier) and low output impedance.

The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) employs two feedback loops, one each to control the differential and common-mode output voltages. The differential feedback loop, which is fixed with precision laser trimmed on-chip resistors, controls the differential output voltage.

Output Common-Mode Voltage (VOCM)

The internal common-mode feedback controls the commonmode output voltage. This architecture makes it easy to set the output common-mode level to any arbitrary value independent of the input voltage. The output common-mode voltage is forced by the internal common-mode feedback loop to be equal to the voltage applied to the VOCM input. The VOCM pin can be left unconnected, and the output common-mode voltage self-biases to midsupply by the internal feedback control.

Due to the internal common-mode feedback loop and the fully differential topology of the amplifier, the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) outputs are precisely balanced over a wide frequency range. This means that the amplifier's differential outputs are very close to the ideal of being identical in amplitude and exactly 180° out of phase.

DC PRECISION

The dc precision of the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is highly dependent on the accuracy of its internal resistors. Using superposition to analyze the circuit shown i[n Figure 50,](#page-16-4) the following equation shows the relationship between the input and output voltages of the amplifier:

$$
V_{IN,cm}(R_P - R_N) + V_{IN,dm} \frac{1}{2} (2R_P R_N + R_P + R_N)
$$

= $V_{OUT,cm}(R_P - R_N) + V_{OUT,dm} \frac{1}{2} (2 + R_P + R_N)$

where,

$$
R_p = \frac{RFP}{RGP}, R_N = \frac{RFN}{RGN}
$$

$$
V_{IN,dm} = V_p - V_N
$$

$$
V_{IN,cm} = \frac{1}{2}(V_p + V_N)
$$

The differential closed loop gain of the amplifier is

$$
\frac{V_{OUT,dm}}{V_{IN,dm}} = \frac{2R_pR_N + R_p + R_N}{2 + R_p + R_N}
$$

and the common rejection of the amplifier is

Figure 50. Functional Circuit Diagram of th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) at a Given Gain

The preceding equations show that the gain accuracy and the common-mode rejection (CMRR) of th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) are determined primarily by the matching of the feedback networks (resistor ratios). If the two networks are perfectly matched, that is, if R_P and R_N equal RF/RG, then the resistor network does not generate any CMRR errors and the differential closed loop gain of the amplifier reduces to

$$
\frac{v_{OUT,dm}}{v_{IN,dm}} = \frac{RF}{RG}
$$

The [AD8475's](http://www.analog.com/AD8475?doc=AD8475.pdf) integrated resistors are precision wafer-lasertrimmed to guarantee a minimum CMRR of 86dB (50μV/V), and gain error of less that 0.05%. To achieve equivalent precision and performance using a discrete solution, resistors must be matched to 0.01% or better.

INPUT VOLTAGE RANGE

The [AD8475 c](http://www.analog.com/AD8475?doc=AD8475.pdf)an measure input voltages that are larger than the supply rails. The internal gain and feedback resistors form a divider, which reduces the input voltage seen by the internal input nodes of the amplifier. The largest voltage that can be measured is constrained by the capability of the amplifier's internal summing nodes. This voltage is defined by the input voltage and the ratio between the feedback and the gain resistors. [Figure 51 s](#page-17-3)hows the voltage at the internal summing nodes of the amplifier, defined by the input voltage and internal resistor network. Written in terms of the input and output commonmode voltages, this equation simplifies to

$$
V_{PLUS} = V_{MINUS} = \frac{RG}{RF + RG}(V_{OUT,cm}) + \frac{RF}{RF + RG}(V_{IN,cm})
$$

For th[e AD8475,](http://www.analog.com/AD8475?doc=AD8475.pdf) RF is 1 k Ω , and RG is either 2.5 k Ω for G = 0.4 or 1.25 k Ω when G = 0.8 is used.

The internal amplifier of th[e AD8475 h](http://www.analog.com/AD8475?doc=AD8475.pdf)as rail-to-rail inputs. To obtain accurate measurements with minimal distortion, the voltage at the internal inputs of the amplifier must stay below $+V_s - 1$ V and above $-V_s$.

For example, with $V_s = 5$ V in a $G = 0.4$ configuration, the [AD8475 c](http://www.analog.com/AD8475?doc=AD8475.pdf)an measure a single-ended input as high as ±12.5 V and maintain its excellent distortion performance.

The [AD8475 p](http://www.analog.com/AD8475?doc=AD8475.pdf)rovides overvoltage protection for excessive input voltages beyond the supply rails. Integrated ESD protection diodes at the inputs prevent damage to th[e AD8475 u](http://www.analog.com/AD8475?doc=AD8475.pdf)p to $+V_s + 10.5$ V and $-V_S$ – 16 V.

DRIVING TH[E AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf)

Care should be taken to drive the [AD8475 w](http://www.analog.com/AD8475?doc=AD8475.pdf)ith a low impedance source: for example, another amplifier. Source resistance can unbalance the resistor ratios and, therefore, significantly degrade the gain accuracy and common-mode rejection of th[e AD8475.](http://www.analog.com/AD8475?doc=AD8475.pdf) For the best performance, source impedance to the [AD8475 i](http://www.analog.com/AD8475?doc=AD8475.pdf)nput terminals should be kept below 0.1 Ω. Refer to the [DC Precision s](#page-16-3)ection for details on the critical role of resistor ratios in the precision of th[e AD8475.](http://www.analog.com/AD8475?doc=AD8475.pdf)

POWER SUPPLIES

The [AD8475 o](http://www.analog.com/AD8475?doc=AD8475.pdf)perates over a wide range of supply voltages. It can be powered on a single supply as low as 3 V and as high as 10 V. The [AD8475 c](http://www.analog.com/AD8475?doc=AD8475.pdf)an also operate on dual supplies from ± 1.5 V up to ± 5 V

A stable dc voltage should be used to power th[e AD8475.](http://www.analog.com/AD8475?doc=AD8475.pdf) Note that noise on the supply pins can adversely affect performance. For more information, see the PSRR performance curve in [Figure 13.](#page-8-0)

Place a bypass capacitor of 0.1 μF between each supply pin and ground, as close as possible to each supply pin. Use a tantalum capacitor of 10 μF between each supply and ground. It can be farther away from the supply pins and, typically, it can be shared by other precision integrated circuits.

Figure 51. Voltages at the Internal Op Amp Inputs of th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf)

APPLICATIONS INFORMATION

TYPICAL CONFIGURATION

Th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is designed to facilitate single-ended-to-differential conversion, common-mode level shifting, and precision attenuation of large signals so that they are compatible with low voltage ADCs.

[Figure 53](#page-19-1) shows a typical connection diagram of th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) in a gain of 0.4. To use the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) in a gain of 0.8, drive the ±IN 0.8x inputs with a low impedance source.

SINGLE-ENDED TO DIFFERENTIAL CONVERSION

Many industrial systems use single-ended voltages in the signal path; however, the signals are frequently processed by high performance differential input ADCs for higher precision. The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) performs the critical function of precisely converting single-ended signals to the differential inputs of precision ADCs, and it does so with no need for external components.

To convert a single-ended signal to a differential signal, connect one input to the signal source and the other input to ground (see [Figure](#page-20-0) 55). Note that either input can be driven by the source with the only effect being that the outputs have reversed polarity. The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) also accepts truly differential input signals in precision systems with differential signal paths.

SETTING THE OUTPUT COMMON-MODE VOLTAGE

The VOCM pin of the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is internally biased with a precision voltage divider comprising two 200 kΩ resistors between the supplies. This divider level shifts the output to midsupply. Relying on the internal bias results in an output common-mode voltage that is within 0.01% of the expected value.

In cases where control of the output common-mode level is desired, an external source with output resistance less than 100 $Ω$ can be used to drive the VOCM pin. If an external voltage divider consisting of equal resistor values is used to set VOCM to midsupply, higher values can be used because the external resistors are placed in parallel with the internal resistors. The output common-mode gain error listed in the [Specifications](#page-2-0) section assumes that the VOCM input is driven by a low impedance voltage source.

Because of the internal divider, the VOCM pin sources and sinks current, depending on the externally applied voltage and its associated source resistance.

It is also possible to connect the VOCM input to the voltage reference of an ADC via a resistor divider as shown i[n Figure](#page-20-0) 55. Connecting the VOCM input in this manner reduces power supply noise and optimizes the output common mode voltage of the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) to utilize the entire differential input voltage range of the ADC. If [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is used with a single supply that is the same voltage as the voltage reference, two 10 kΩ resistors connected to the VOCM pin is sufficient to override the internal resistors. Otherwise, a voltage follower should be used to drive VOCM.

Figure 52. Typical Configuration—10-Lead MSOP

Figure 53. Typical Configuration—16-Lead LFCSP

HIGH PERFORMANCE ADC DRIVING

The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is ideally suited for broadband dc-coupled and industrial applications. The circuit i[n Figure](#page-20-0) 55 shows an industrial front-end connection for an [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) driving an [AD7982,](http://www.analog.com/AD7982?doc=AD8475.pdf) a 18-bit, 1 MSPS ADC, with dc coupling on the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) input and output. (Th[e AD7982](http://www.analog.com/AD7982?doc=AD8475.pdf) achieves its optimum performance when driven differentially.) The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) performs the attenuation of a 20 V p-p input signal, level shifts it, and converts it to a differential signal without the need for any external components. The [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) eliminates the need for dual supplies at the front end to accept large bipolar signals. It also eliminates the need for a precision resistor network for attenuation, and a transformer to drive the ADC and perform the singleended-to-differential conversion.

The ac and dc performance of the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) are compatible with the 18-bit, 1 MSP[S AD7982](http://www.analog.com/AD7982?doc=AD8475.pdf) PulSAR® ADC and other 16-bit and 18-bit members of the family, which have sampling rates up to 4 MSPS. Some suitable high performance differential ADCs are listed i[n Table 6.](#page-19-2)

Table 6. High Performance SAR ADCs

Part	Resolution	Sample Rate	Description
AD7984	18 Bits	1.33 MSPS	True differential input, 14 mW, 2.5 V ADC
AD7982	18 Bits	1 MSPS	True differential Input, 7.0 mW, 2.5 V ADC
AD7690	18 Bits	400 kSPS	True differential input, 4.5 mW, 5 V ADC
AD7641	18 Bits	2 MSPS	True differential input, 75 mW, 2.5 V ADC

In this example, th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is powered with a single 5 V supply and used in a gain of 0.4, with a single-ended input converted to a differential output. The input is a 20 V p-p symmetric, ground-referenced bipolar signal. With an output common-mode voltage of 2.5 V, eac[h AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) output swings between 0.5 V and 4.5 V, opposite in phase, providing an 8 V p-p differential signal to the ADC input.

The differential RC network between th[e AD8475 o](http://www.analog.com/AD8475?doc=AD8475.pdf)utput and the ADC provides a single-pole filter that reduces undesirable aliasing effects and high frequency noise. The common-mode bandwidth of the filter is 29.5 MHz (20 Ω , 270 pF), and the differential bandwidth is 3.1 MHz (40 Ω , 1.3 nF).

The VOCM input is bypassed for noise reduction, and set externally with 1% resistors to maximize output dynamic range on a single 5 V supply.

Figure 54. FFT Results of th[e AD8475 D](http://www.analog.com/AD8475?doc=AD8475.pdf)riving the AD7982

Figure 55. Attenuation and Level Shifting of Industrial Voltages to Drive Single-Supply Precision ADC

09432-168

[AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) EVALUATION BOARD

An evaluation board for th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is available to facilitate standalone testing of th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) performance and functionality for customer evaluation and system design. The board provides the user flexibility to configure the [AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) in the desired gain (0.4 or 0.8) and to install the suitable input and load impedances.

The AD8475-EVALZ board is designed so that a user can easily evaluate system performance when th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) is mated with any Analog Devices, Inc., SAR ADC. The board can be installed with SMB connectors that mate directly to th[e Pulsar® Analog](http://www.analog.com/pulsarevalkit?doc=AD8475.pdf)[to-Digital Converter Evaluation Kit.](http://www.analog.com/pulsarevalkit?doc=AD8475.pdf)

09432-065

See th[e AD8475](http://www.analog.com/AD8475?doc=AD8475.pdf) product page for more information on the AD8475-EVALZ.

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2010–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09432-0-3/17(D)

www.analog.com