

N-Channel Power MOSFET

 $800V,\,6A,\,0.95\Omega$

FEATURES

- Super-Junction technology
- High performance due to small figure-of-merit
- High ruggedness performance
- High commutation performance
- Pb-free plating
- Compliant to RoHS Directive 2011/65/EU and in accordance to WEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21
 definition

APPLICATION

- Power Supply
- Lighting



TO-251 (IPAK)



Gate Pin 1 Source Pin 1

Notes: MSL 3 (Moisture Sensitivity Level) for TO-252 (D-PAK) per J-STD-020

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise noted)						
PARAMETER		SYMBOL	LIMIT	UNIT		
Drain-Source Voltage		V _{DS}	800	V		
Gate-Source Voltage		V _{GS}	±30	V		
Continuous Drain Current (Note 1)	$T_{\rm C} = 25^{\circ}{\rm C}$		6	А		
Continuous Drain Current	T _C = 100°C	I _D	3.8	А		
Pulsed Drain Current (Note 2)		I _{DM}	18	А		
Total Power Dissipation @ $T_c = 25^{\circ}C$		P _{DTOT}	110	W		
Single Pulsed Avalanche Energy (Note 3)		E _{AS}	121	mJ		
Single Pulsed Avalanche Current (Note 3)		I _{AS}	2.2	А		
Operating Junction and Storage Temp	perature Range	T _J , T _{STG}	- 55 to +150	°C		

TO-252 (DPAK)

KEY PERFORMANCE PARAMETERS						
PARAMETER VALUE UNIT						
V _{DS}	800	V				
R _{DS(on)} (max)	0.95	Ω				
Qg	19.6	nC				





Taiwan Semiconductor

THERMAL PERFORMANCE					
PARAMETER	SYMBOL	LIMIT	UNIT		
Junction to Case Thermal Resistance	$R_{\Theta JC}$	1.14	°C/W		
Junction to Ambient Thermal Resistance	$R_{\Theta JA}$	62	°C/W		

Notes: $R_{\Theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case thermal reference is defined at the solder mounting surface of the drain pins. $R_{\Theta JA}$ is guaranteed by design while $R_{\Theta CA}$ is determined by the user's board design. $R_{\Theta JA}$ shown below for single device operation on FR-4 PCB with minimum recommended footprint in still air.

PARAMETER	CONDITIONS SYMBOL		MIN	ТҮР	MAX	UNIT	
Static (Note 4)							
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250 \mu A$	BV _{DSS}	800			V	
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	V _{GS(TH)}	2		4	V	
Gate Body Leakage	$V_{GS} = \pm 30V, V_{DS} = 0V$	I _{GSS}			±100	nA	
Zero Gate Voltage Drain Current	$V_{DS} = 800V, V_{GS} = 0V$	I _{DSS}			1	μA	
Drain-Source On-State Resistance	$V_{GS} = 10V, I_{D} = 3A$	R _{DS(on)}		0.8	0.95	Ω	
Dynamic (Note 5)							
Total Gate Charge		Qg		19.6			
Gate-Source Charge	$V_{DS} = 380V, I_D = 6A,$	Q _{gs}		3.5		nC	
Gate-Drain Charge	$V_{GS} = 10V$	Q _{gd}		9.7			
Input Capacitance	$V_{DS} = 100V, V_{GS} = 0V,$	C _{iss}		691		-	
Output Capacitance	f = 1.0MHz	C _{oss}		63		pF	
Gate Resistance	F = 1MHz, open drain	R _g		3.4		Ω	
Switching (Note 6)							
Turn-On Delay Time		t _{d(on)}		23			
Turn-On Rise Time	$V_{DD} = 380V,$	t _r		12			
Turn-Off Delay Time	$R_{GEN} = 25\Omega,$ $I_D = 6A, V_{GS} = 10V,$	t _{d(off)}		57		ns	
Turn-Off Fall Time	$T_{\rm D} = 0\Lambda, V_{\rm GS} = 10V,$	t _f		11			
Source-Drain Diode (Note 4)							
Forward On Voltage	$I_{\rm S} = 6A, V_{\rm GS} = 0V$	V _{SD}			1.4	V	
Reverse Recovery Time	V _B = 100V, I _S = 6A	t _{rr}		249		ns	
Reverse Recovery Charge	$dI_F/dt = 100A/\mu s$	Q _{rr}		2.6		μC	

Notes:

1. Current limited by package.

- 2. Pulse width limited by the maximum junction temperature.
- 3. L = 50mH, I_{AS} = 2.2A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25°C
- 4. Pulse test: PW \leq 300µs, duty cycle \leq 2%.
- 5. For DESIGN AID ONLY, not subject to production testing.
- 6. Switching time is essentially independent of operating temperature.




ORDERING INFORMATION

PART NO.	PACKAGE	PACKING
TSM80N950CH C5G	TO-251 (IPAK)	75pcs / Tube
TSM80N950CP ROG	TO-252 (DPAK)	2,500pcs / 13" Reel




CHARACTERISTICS CURVES


 $(T_c = 25^{\circ}C \text{ unless otherwise noted})$




On-Resistance vs. Drain Current




On-Resistance vs. Junction Temperature




T_J, Junction Temperature (°C)



Gate-Source Voltage vs. Gate Charge




Source-Drain Diode Forward Current vs. Voltage







CHARACTERISTICS CURVES

 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$




Maximum Safe Operating Area






Normalized Thermal Transient Impedance, Junction-to-Case



.



PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



940 ±0 20

MARKING DIAGRAM

4		_	_		
	80 YL	M	950)	
1		ſ			
#1					

Υ	= Year Code	

M = Month Code for Halogen Free Product


O =Jan	P =Feb	Q =Mar	R =Apr
S =May	T =Jun	U =Jul	V =Aug
W =Sep	X =Oct	Y =Nov	Z =Dec

L = Lot Code $(1 \sim 9, A \sim Z)$




TSM80N950 Taiwan Semiconductor

PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



SUGGESTED PAD LAYOUT (Unit: Millimeters)



=Apr

=Aug =Dec

MARKING DIAGRAM

_____ _____ #1___

5 80N950 YML	= Year Code = Month Code	for	Haloge	en Fr	ee Proc	luct
	O =Jan	Ρ	=Feb	Q	=Mar	R
	S =May	Т	=Jun	U	=Jul	V
	W =Sep	Х	=Oct	Υ	=Nov	Ζ
	 Lat Cada (1	0	A Z)			

= Lot Code $(1 \sim 9, A \sim Z)$ L



Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.