

mEZDPD1620AS-84D4

mEZ20A-6Vin-3.3Vout-15A

# **DESCRIPTION**

This is a fully integrated power module with a PMBus interface. This device offers a complete power solution with excellent load and line regulation over a wide input voltage range. It operates with high efficiency over a wide load range and can be paralleled to deliver a higher load current.

This power module adopts MPS's proprietary, multi-phase constant-on-time (MCOT) control, which provides ultra-fast transient response and simple loop compensation. The PMBus interface provides module configurations and monitoring of key parameters.



### **SPECIFICATION OVERVIEW**



## **FEATURES**

- Auto-Interleaving for Multi-Phase Operation  $\bullet$
- Auto-Compensation with Adaptive MCOT for Ultra-Fast Transient Response
- 1% Reference Voltage over 0°C to +70°C Junction Temperature Range
- True Remote Sense of Output Voltage ٠
- PMBus 1.3 Compliant
- Telemetry Readback, Including V<sub>IN</sub>, V<sub>OUT</sub>, I<sub>OUT</sub>, Temperature, and Faults  $\bullet$
- Available in a QFN-59 (10mmx12mmx4mm) Package



# **EFFICIENCY**

12/19/2019



# **TYPICAL APPLICATION**



### **BOM**





# **ORDERING INFORMATION**







# **OTHER ORDERING OPTIONS**

### **Evaluation Board for Surface Mount Device**

The evaluation board is designed to demonstrate the capabilities of your custom MPS mEZDPD1620AS-84D4.

The EVB device is programmed with custom configuration.





### **DIP Mount (Pin Out Version)**

The mEZDPD1620AS-84D4 is your custom device on a DIP mount for an easy-to-use, plug-and-play form factor.

The pin out module device is programmed with custom configuration.



### **Socket Evaluation Board for DIP Mount**

DIP mount socket only. For easy evaluation of pin out module.







All EVB schematic and layout files can be found at: https://www.monolithicpower.com/mezdpd1620as.html



# **PIN FUNCTIONS**





### **ABSOLUTE MAXIMUM RATINGS (1)**



#### **Recommended Operating Conditions (4)**



#### Thermal Resistance<sup>(5)</sup>  $\theta$ JA  $\theta$ JB QFN-59 (10x12x4mm) ........... 17 ...... 3.4... °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- $2)$ Measured by using differential oscilloscope probe.
- $3)$ The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) = (T<sub>J</sub> (MAX) - TA) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its  $4)$ operating conditions.
- Measured on EVM3695-25-RF-02A, 6-layer demo board  $(5)$ PCB.



### PROGRAMMABLE ELECTRICAL CHARACTERISTICS









# PROGRAMMABLE OPERATION SETTINGS









# **ELECTRICAL CHARACTERISTICS**

### $V_{IN}$  = 12V,  $V_{EN}$  = 2V,  $T_A$ = -40°C to 125°C, typical values refer to  $T_J$  = 25°C, unless otherwise noted.





# **ELECTRICAL CHARACTERISTICS (continued)**

### $V_{IN}$  = 12V, T<sub>J</sub> = -40°C to +125°C, unless otherwise noted.



Notes:

Guaranteed by design, not tested in production. The parameter is tested during parameters characterization.  $6)$ 

 $7)$ Typical Performance Characteristics.



# **TYPICAL PERFORMANCE CHARACTERISTICS**

**All waveforms simulated.** 

# **EFFICIENCY**



 $Vin = 6V$ ,  $Vout = 3.3V$ ,  $Iout = 15A$ 



# **START UP**





### **VIN SHUTDOWN**



 $Vin = 6V$ , lout = 15A

# **STEADY STATE RIPPLE**



 $Vin = 6V$ , lout = 15A



# **LOAD TRANSIENT**



Vin =  $6V$ , Ihigh = 15A, Ilow = 7.5A, Slew rate =  $1A/\mu s$ 



### **FUNCTIONAL BLOCK DIAGRAM**



Figure 1: Functional Block Diagram





Figure 3: Multi-Phase Operation Timing Diagram (Transient)



### **OPERATION**

This device is a fully integrated power solution in a 10mmx12mmx4mm QFN package. For higher current applications, this device can be connected in parallel to provide a higher output current. This device employs constant-on-time (COT) control to provide fast transient response. The internal ramp compensation quarantees stable operation for applications using zero-ESR ceramic output capacitors.

#### **RAMP Compensation**

This device quarantees stable operation with zero-ESR ceramic output capacitors by using internal RAMP compensation. A triangular RAMP signal is generated internally, and is superimposed on the FB signal. The triangular RAMP signal starts to rise once RAMP+FB drops below the REF signal, and a SET pulse is generated. The rise time of the RAMP signal is fixed. The amplitude of the **RAMP** compensation is selectable through the PMBus command of D0h[3:1] to support wide operation configurations. There is a trade-off between the stability and load transient response. A larger RAMP signal provides higher stability, but a slower load transient response, and vice versa. Consequently, it is necessary to optimize the RAMP compensation selection based on the design criteria for each application.



### **APPLICATION INFORMATION**

#### **Operation Mode Selection**

This device provides both forced CCM and pulse-skip operation in a light-load condition.

#### **Output Voltage Setting**

A feedback resistor divider is required to set the proper feedback gain. The values of the feedback resistors are determined using Equation (1):

$$
R_2(k\Omega) = \frac{0.6}{V_0 - 0.6} \times R_1(k\Omega)
$$
 (1)

where  $V<sub>o</sub>$  is the output voltage. The output voltage feedback gain is determined with Equation (2):

$$
G_{FB} = \frac{R_2}{R_1 + R_2} \tag{2}
$$

To optimize the load transient response, a feedforward capacitor (CFF) must be placed in parallel with R1. Table 1 lists the values of the feedback resistors and the feed-forward capacitor for common output voltages.

**Table 1: Common Output Voltages** 

Vo	$R_1$ (kΩ)	$R_2$ (kΩ)	$C_{FF}$ (nF)
0.9	0.5		33
1.2			33
1.8			33
3.3	4.53		4.7
5	7.32		

This device offers output voltage programmability through the PMBus. In addition, the output voltage can be adjusted within a certain range through the PMBus by adjusting the internal reference voltage of the PMW controller (V<sub>RFF</sub>). The reference voltage, which has a default value of 0.6V, can be adjusted between 0.5V and 0.672V. For a given feedback resistor network, the upper and lower limits of the output voltage are determined with Equation (3a) and Equation (3b):

$$
V_{o,max} = \frac{0.672}{G_{FB}} \tag{3a}
$$

$$
V_{o,min} = \frac{0.5}{G_{FB}}\tag{3b}
$$

Two steps must be followed to program the output voltage through the PMBus:

- 1. Write the G<sub>FB</sub> value determined by Equation (2) to register VOUT SCALE LOOP (29h).
- 2. Write the output voltage command to register VOUT\_COMMAND (21h).

V<sub>RFF</sub> is updated automatically based on the output voltage command and GFB.

Output voltage monitoring through the PMBus enabled setting the ie by register VOUT SCALE LOOP (29h) with a value that matches the G<sub>FB</sub> value from Equation (2).

For applications where a PMBus interface is not required.  $V_{RFF} = 0.6V$  is used by default, and operates in analog mode. The feedback resistors should be determined based on Equation (1).

#### **Soft Start**

The soft-start (SS) time can be programmed through the PMBus.

#### **Pre-Bias Start-Up**

The device is designed for monotonic start-up into pre-biased loads. If the output voltage is pre-biased to a certain voltage during start-up, both the high-side and low-side switches are disabled until the internal reference voltage exceeds the sensed output voltage at FB.

#### **Output Voltage Discharge**

The output voltage discharge mode is enabled if the device is disabled through the CTRL pin. In such a case, both the high-side and low-side switches are latched off. A discharge FET connected between SW and GND turns on to discharge the output capacitor. A typical on resistance of the discharge FET is  $60\Omega$ . Once the FB voltage drops below 10% of the reference output voltage, the discharge FET turns off.

This feature can be enabled or disabled through the MFR CTRL VOUT (D1h) command.

#### **Current Sense and Over-Current Protection**  $(OCP)$

This device features on-die current sense and a programmable positive current limit threshold.

The device provides both inductor valley current limits (set by register D7h).

MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. ©2019 MPS. All Rights Reserved.



#### Inductor Valley Over-Current Protection  $(D7h)$

During the LS-FET on state, the inductor current is sensed and monitored cycle by cycle. The HS-FET is only be allowed to turn on if over-current is not detected during the LS-FET on state. If 31 consecutive cycles of an OC condition are detected. OCP is triggered.

During an over-current condition or output short-circuit condition, if the output voltage drops below the under-voltage protection (UVP) threshold, the device enters OCP immediately.

Once OCP is triggered, it either enters hiccup mode or latch-off mode, depending on the register. It should be noted that V<sub>CC</sub> or CTRL must be power recycled to re-enable the device once it latches off.

The inductor valley over-current limit can be programmed through register D7h, which sets the per-phase inductor valley current limit for both single-phrase and multi-phase operation.

#### **Negative Inductor Current limit**

When the LS-FET detects a negative current lower than the limit set through register D5h[2]. the part turns off its LS-FET for a period of time to limit the negative current. The period is set through register D5h[3].

#### **Under-Voltage Protection (UVP)**

The device monitors the output voltage through the FB pin to detect an under-voltage condition. If the FB voltage drops below the UVP threshold through register (set VOUT UV FAULT LIMIT), UVP is triggered. After UVP is triggered, the device enters either hiccup or latch-off mode, depending on the PMBus selection. Please note that V<sub>CC</sub> or CTRL must be power recycled to re-enable the device once it latches off.

### **Over-Voltage Protection (OVP)**

The device monitors the output voltage using the FB pin connected to the tap of a resistor divider to detect an over-voltage condition. See the register VOUT OV FAULT RESPONSE section for additional information on OVP.

### **Output Sinking Mode (OSM)**

The device enters OSM when the output voltage is more than 5% above the reference and below the OVP threshold. Once OSM is triggered, the device runs in forced CCM. The

device exits OSM when the HS-FFT turns back on.

### **Over-Temperature Protection (OTP)**

The device monitors the junction temperature. If the junction temperature exceeds the threshold value (set by register OT FAULT LIMIT), the converter enters either hiccup or latch-off mode depending on the PMBus selection. Please note that V<sub>cc</sub> or CTRL must be power recycled to re-enable the device once it latches off.

### Power Good (PG)

The device has an open-drain power-good (PG) output. The PG pin can be configured as an output only, or as an input and output pin by bit [0] of register MRF CTRL COMP (D0h). For single-phase configuration, PG should be configured as output-only. For multi-phase operation, PG should be configured as an input and output pin to detect faults from the slave phases. PG must be pulled high to V<sub>CC</sub> or a voltage source with less than 3.6V through a pull-up resistor (typically 100k $\Omega$ ).

PG is pulled low initially once input voltage is applied to the device. After the FB voltage threshold reaches the set by register POWER GOOD ON, and a delay set by the register MFR\_CTRL\_VOUT, PG is pulled high.

PG is latched low if any fault occurs, and the relevant protection feature is triggered (e.g. UV, OV, OT, UVLO, etc.). After PG is latched low, it cannot be pulled high again unless a new soft start is initialized.

If the input supply fails to power the device, PG is latched low. Figure 4 shows the relationship between the PG voltage and the pull-up current.







#### **Input Capacitor**

The buck converter has a discontinuous input current, and requires a capacitor to supply the AC current to the step-down module while maintaining the DC input voltage. Use ceramic capacitors for the best performance. During layout, place the input capacitors as close to the IN pin as possible.

The capacitance can vary significantly with temperature. It is recommended  $\mathsf{to}$ use capacitors with X5R and X7R ceramic dielectrics, because they are fairly stable over a wide temperature range.

The capacitors must also have a ripple current rating that exceeds the converter's maximum input ripple current. Estimate the input ripple current using Equation (4):

$$
I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}
$$
(4)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ . calculated with Equation (5):

$$
I_{\text{CIN}} = \frac{I_{\text{OUT}}}{2} \tag{5}
$$

For simplification, choose an input capacitor with an RMS current rating that exceeds half the maximum load current.

The input capacitance value determines the converter input voltage ripple. Select a capacitor value that meets any input voltage ripple requirements.

Estimate the input voltage ripple using Equation  $(6)$ :

$$
\Delta V_{IN} = \frac{I_{OUT}}{F_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})
$$
 (6)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , calculated with Equation (7):

$$
\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{F_{SW} \times C_{IN}} \tag{7}
$$

#### **Output Capacitor**

The output capacitor maintains the DC output voltage. Use ceramic capacitors or POSCAPs. Estimate the output voltage ripple using Equation (8):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times F_{\text{SW}} \times C_{\text{OUT}}}) \tag{8}
$$

Where the module internal inductor is 0.36µH.

When usina ceramic capacitors. the capacitance dominates the impedance at the switching frequency. The capacitance also dominates the output voltage ripple. For simplification, estimate the output voltage ripple using Equation (9):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times F_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})
$$
 (9)

The ESR dominates the impedance at the switching frequency for POSCAPs, so the output voltage ripple is determined by the ESR value.

For simplification, the output ripple can be approximated using Equation (10):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}} \tag{10}
$$



#### **PCB Layout Guidelines**

PCB lavout plays an important role to achieve stable operation. For optimal performance, refer to Figure 5 and follow the quidelines below:

- 1. Place the input ceramic capacitors as close to the VIN and PGND pins as possible on the same layer of the DEVICE.
- 2. Maximize the VIN and PGND copper plane to minimize the parasitic impedance.
- 3. Place VIN vias at least 1cm from the part to coupling minimize noise from input pulsating current.
- 4. Connect AGND to a solid ground plane through a single point.
- 5. Place sufficient output GND vias close to the GND pins to minimize both parasitic impedance and thermal resistance.
- 6. Keep the ISUM trace as short as possible. The ISUM trace should be away from the VIN copper in a multi-phase configuration. Vias should be avoided whenever possible.
- 7. The keep-out area must be kept clean.
- 8. Signal traces should avoid the area directly beneath the SW pad unless a PGND layer is used to provide shielding.



Figure 5: Example Layout - Top Layer



### **PACKAGE INFORMATION**





**RECOMMENDED LAND PATTERN** 



#### NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.<br>2) SHADED AREA IS THE KEEP-OUT ZONE. ANY PCB<br>METAL TRACE AND VIA ARE NOT ALLOWED TO<br>CONNECT TO THIS AREA ELECTRICALLY OR MECHANICALLY.<br>3) LEAD COPLANARITY SHALL BE 0.08<br>MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-220.<br>5) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.