
Datasheet - production data



# Automotive-grade N-channel 100 V, 20 mΩ typ., 18 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

PowerFLAT™ 5x6

Figure 1: Internal schematic diagram



### Features

Order code	VDS	RDS(on) max	ID	Ртот
STL45N10F7AG	100 V	24 mΩ	18 A	72 W

- AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

### **Applications**

• Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

#### Table 1: Device summary

······,					
Order code	Marking	Package	Packing		
STL45N10F7AG	45N10F7	PowerFLAT™ 5x6	Tape and reel		

DocID030342 Rev 1

This is information on a product in full production.

### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 WF type R package information	9
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	100	V	
V <sub>GS</sub>	Gate-source voltage	±20	V	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	18	А	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	18	А	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	72	А	
Ртот	Total dissipation at $T_C = 25 \ ^{\circ}C$	72	W	
Eas <sup>(3)</sup>	Single pulse avalanche energy	150	mJ	
TJ	T <sub>J</sub> Operating junction temperature range		ŝ	
T <sub>stg</sub>	Storage temperature range	-55 to 175 °C		

#### Notes:

<sup>(1)</sup>Limited by package.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area.

 $^{(3)}Starting \; T_{j}$  = 25 °C,  $I_{D}$  = 9 A,  $V_{DD}$  = 60 V

#### Table 3: Thermal resistance

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	2.08	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	°C/W

#### Notes:

 $^{(1)}When$  mounted on FR-4 board of 1inch², 2oz Cu, t < 10 s



# 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

	Table 4: On/off states					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS}\text{= 0 V, }I_{D}\text{= 250 }\mu\text{A}$	100			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 100 V$			1	
IDSS	Zero gate voltage drain current				10	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}=0~V,~V_{GS}=20~V$			100	nA
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2.5		4.5	V
$R_{\text{DS(on)}}$	Static drain-source on- resistance	$V_{GS}=10~V,~I_D=9~A$		20	24	mΩ

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1450	-	pF
Coss	Output capacitance	$V_{DS} = 50 V, f = 1 MHz,$	-	350	-	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	25	-	рF
Qg	Total gate charge	$V_{DD} = 50 \text{ V}, \text{ I}_{D} = 18 \text{ A}, \text{ V}_{GS} = 0$	-	19.5	-	nC
Q <sub>gs</sub>	Gate-source charge	to 10 V (see <i>Figure 14: "Test circuit</i>	-	9.1	-	nC
$Q_gd$	Gate-drain charge	for gate charge behavior")	-	4.3	-	nC

#### Table 5: Dynamic

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 50 V, I_D = 9 A,$	-	15	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see <i>Figure 13: "Test circuit</i>	I	5.5	-	ns
$t_{d(off)}$	Turn-off delay time	for resistive load switching	-	17	-	ns
tr	Fall time	times" and Figure 18: "Switching time waveform")	-	5	-	ns



#### Electrical characteristics


_	Table 7: Source drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Isd	Source-drain current		-		18	А	
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		72	А	
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 9 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.2	V	
trr	Reverse recovery time	$I_{SD} = 18 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	46		ns	
Qrr	Reverse recovery charge	V <sub>DD</sub> = 80 V (see Figure 15: "Test circuit	-	46		nC	
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times")	-	2		A	


#### Notes:


 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area

 $^{(2)}\mbox{Pulsed:}$  pulse duration=300  $\mu\mbox{s},$  duty cycle 1.5%











DocID030342 Rev 1




57

#### **Electrical characteristics**










DocID030342 Rev 1

# 3 Test circuits









57

### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 PowerFLAT<sup>™</sup> 5x6 WF type R package information




Figure 19: PowerFLAT™ 5x6 WF type R package outline

DocID030342 Rev 1


#### Package information


#### STL45N10F7AG

Table 8: PowerFLAT™ 5x6 WF type R mechanical data				
Dim		mm		
Dim.	Min.	Тур.	Max.	
A	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
С	5.80	6.00	6.10	
D	5.00	5.20	5.40	
D2	4.15		4.45	
D3	4.05	4.20	4.35	
D4	4.80	5.00	5.10	
D5	0.25	0.4	0.55	
D6	0.15	0.3	0.45	
е		1.27		
Е	6.20	6.40	6.60	
E2	3.50		3.70	
E3	2.35		2.55	
E4	0.40		0.60	
E5	0.08		0.28	
E6	0.20	0.325	0.45	
E7	0.85	1.00	1.15	
E9	4.00	4.20	4.40	
E10	3.55	3.70	3.85	
К	1.275		1.575	
L	0.725	0.825	0.925	
L1	0.175	0.275	0.375	
θ	0°		12°	




Package information






4.2 PowerFLAT<sup>™</sup> 5x6 packing information

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





#### Package information





#### **Revision history** 5

Table 9: Document revision history

Date	Revision	Changes
16-Feb-2017	1	First release.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

