Features

- **8.5 V Supply Voltage**
- **Voltage Regulator for Stable Operating Conditions**
- **Microprocessor-controlled Via a Simple Two-wire Bus**
- **Two Addresses Selectable**
- **Gain-controlled RF Amplifier with Two Inputs, Selectable Via a Simple Two-wire Bus Control**
- **Balanced RF Amplifier Inputs**
- **Gain-controlled RF Mixer**
- **Four-pin Voltage-controlled Oscillator**
- **SAW Filter Driver with Differential Low-impedance Output**
- **AGC Voltage Generation for RF Section, Available at Charge-pump Output (Can Also Be Used to Control a PIN Diode Attenuator)**
- **Gain-controlled IF Amplifier**
- **Balanced IF Amplifier Inputs**
- **Selectable Gain-controlled IF Mixer**
- **Single-ended IF Output**
- **AGC Voltage Generation for IF Section, Available at Charge-pump Output**
- **Separate Differential Input for the IF AGC Block**
- **All AGC Time Constants Adjustable**
- **AGC Thresholds Programmable Via a Simple Two-wire Bus**
- **Three AGC Charge Pump Currents Selectable (Zero, Low, High)**
- **Reference Oscillator**
- **Programmable 9-bit Reference Divider**
- **Programmable 15-bit Counter 1:2048 to 1:32767 Effectively**
- **Tristate Phase Detector with Programmable Charge Pump**
- **Superior Phase-noise Performance**
- **Deactivation of Tuning Output Programmable**
- **Three Switching Outputs (Open Collector)**
- **Three D/A Converters (Resolution: 8 Bits)**
- **Lock Status Indication (Open Collector)**

Electrostatic sensitive device. Observe precautions for handling.

Description

The U2731B is a monolithically integrated Digital Audio Broadcasting one-chip front end circuit manufactured using Atmel's advanced UHF5S technology. Its functionality covers a gain-controlled RF amplifier with two selectable RF inputs, a gain-controlled RF mixer, a VCO which provides the LO signal for the RF mixers, either directly or after passing a frequency divider, a SAW filter driver, an AGC block for the RF section, a gain-controlled IF amplifier, an IF mixer which can also be bypassed, an AGC block for the IF section and a fractional-N frequency synthesizer. The frequency synthesizer controls the VCO to synthesize frequencies in the range of 70 MHz to 500 MHz in a 16-kHz raster; within certain limits the reference divider factor is fully programmable. The lock status of the phase detector is indicated at a special output pin; three switching outputs can be addressed. A reference signal which is generated by an on-chip reference oscillator is available at an output pin. This reference signal is also used to generate the LO signal for the IF mixer, either by doubling the frequency or by using the reference frequency itself. Three D/A converters at a resolution of 8 bits provide a digitally controllable output voltage. The thresholds inside the AGC blocks can be digitally controlled by means of on-chip 4-bit D/A converters. All functions of this IC are controlled via a simple two-wire bus.

DAB One-chip Front End

U2731B

Rev. 4671C–DAB–06/04

Figure 1. Block Diagram

Pin Configuration

Pin Description

⁴ U2731B

Pin Description (Continued)

Functional Description

The U2731B represents a monolithically integrated front end IC designed for applications in DAB receivers. It covers RF and IF signal processing, the PLL section and also supporting functions such as D/A converters or switching outputs.

Two RF input ports offer the possibility of handling various input signals such as a downconverted L-band signal or band II and band III RF signals. The high dynamic range of the RF inputs and the use of a gain-controlled amplifier and a gain-controlled mixer in the RF section offer the possibility of handling even strong RF input signals. The LO signal of the first mixer stage is derived from an on-chip VCO. The VCO frequency is either divided by two or directly fed to the mixer. In this way band II and band III can be covered easily.

In the IF section, it can be selected if the first IF signal is down-converted to a second, lower IF or if it is simply amplified to appear at the IF output. If the down-conversion option is chosen, it can be selected if the LO signal of the IF mixer is directly derived from the reference signal of the PLL, or if it is generated by doubling its frequency. The amplifiers in the IF section are gain-controlled in similar fashion to the RF section.

The RF and the IF part also contain AGC functional blocks which generate the AGC control voltages. The AGC thresholds can be defined by means of three on-chip 4-bit D/A converters.

The frequency of the VCO is locked to a reference frequency by an on-chip fractional-N PLL circuit which guarantees a superior phase-noise performance. The reference frequency is generated by an on-chip crystal oscillator which can also be overdriven by an external signal. Starting from a minimum value, the reference scaling factor is freely programmable.

Three switching outputs can be used for various switching tasks on the front end board. Three 8-bit D/A converters providing an output voltage between 0 and 8.5 V are used to improve the tuning voltages of the tuned preselectors which are derived from the tuning voltage of the VCO.

RF Part

The function can be seen in Figure 11 on page 22.

LOW HIGH 190 µA (fast mode)

IF Part

be selected according to the following table:

feeds a positive or negative current to pin CPIF in order to charge or discharge an external capacitor. By means of the pins WAGC and SLI the current of this charge pump can

The function can be seen in Figure 12 on page 23.

PLL Part The purpose of the PLL part is to perform a phase lock of the voltage-controlled RF oscillator to an on-chip crystal reference oscillator. This is achieved by means of a special phase-noise-shaping technique based on the fractional-N principle which is already used in Atmel's U2733B frequency synthesizer series. It concentrates the phase detector's phase-noise contribution to the spectrum of the controlled VCO at frequency positions where it does not impair the quality of the received DAB signal. A special property of the transmission technique which is used in DAB is that the phase-noiseweighting function which measures the influence of the LO's phase noise to the phase information of the coded signal in a DAB receiver has zeros, i.e., if phase noise is concentrated in the position of such zeros as discrete lines, the DAB signal is not impaired as long as these lines do not exceed a set limit. For DAB mode I, this phase-noiseweighting function is shown in Figure 3.

It is important to realize that this function shows zeros in all distances from the center line which are multiples of the carrier spacing. The technique of concentrating the phase noise in the positions of such zeros is patent protected.

- **Reference Oscillator** An on-chip crystal oscillator generates the reference signal which is fed to the reference divider. As already described in the section "IF Gain-controlled Amplifier/Mixer Combination" on page 7, the LO signal for the mixer in the IF section is derived. By applying a crystal to the pins OSCI, OSCO, see Figure 8 on page 20, this oscillator generates a highly stable reference signal. If an external reference signal is available, the oscillator can be used as an input buffer. In such an application, see Figure 9 on page 21, the reference signal has to be applied to the pin OSCI and the pin OSCO must be left open.
- **Reference Divider** Starting from a minimum value, the scaling factor SFref of the 9-bit reference divider is freely programmable by means of the two-wire bus bits ri $(i = 0, ..., 8)$ according to

$$
SF_{ref} = \sum_i x^2
$$

If, for example, a frequency raster of 16 kHz is requested, the scaling factor of the reference divider has to be specified in such a way that the division process results in an output frequency which is four times higher than the desired frequency raster, i.e., the comparison frequency of the phase detector equals four times the frequency raster. By changing the division ratio of the main divider from N to $N+1$ in an appropriate way (fractional-N technique), this frequency raster is interpolated to deliver a frequency spacing of 16 kHz. So effectively a reference scaling divide factor

SF $_{\sf ref,eff}$ = 4 \times $\Sigma_{\sf i}$ \times 2ⁱ is achieved.

By setting, the two-wire bus bit T, a test signal representing the divided input signal can be monitored at the switching output SWA.

Main Divider The main divider consists of a fully programmable 13-bit divider which defines a division ratio N. The applied division ratio is either N or N+1 according to the control of a special control unit. On average, the scaling factors $SF = N + k/4$ can be selected where $k = 0$. 1, 2 or 3.

In this way, VCO frequencies $f_{VCO} = 4 \times (N+k/4) \times f_{ref}/(4 \times SF_{ref})$ can be synthesized starting from a reference frequency fref. If we define $S\ddot{F}_{\text{eff}} = 4 \times N + k$ and $SF_{ref,eff} = 4 \times SF_{ref}$ (previous section), then $f_{VCO} = SF_{eff} \times f_{ref}/SF_{ref,eff}$, where SF_{eff} is defined by 15 bits.

In the following, this circuit is described in terms of SF_{eff} and $SF_{\text{ref,eff}}$. SF_{eff} has to be programmed via the two-wire bus interface. An effective scaling factor from 2048 to 32767 can be selected by means of the two-wire bus bits ni $(i = 0, ..., 14)$ according to

$$
SF_{eff} = \sum\!j_i \times 2^i
$$

By setting the two-wire bus bit T, a test signal representing the divided input signal can be monitored at the switching output SWC.

When the supply voltage is switched on, both the reference divider and the programmable divider are kept in RESET state until a complete scaling factor is written onto the chip. Changes in the setting of the programmable divider become active when the corresponding two-wire bus transmission is completed. An internal synchronization procedure ensures that such changes do not become active while the charge pump is sourcing or sinking current at its output pin. This behavior allows a smooth tuning of the output frequency without restricting the controlled VCO's frequency spectrum.

Phase Comparator and Charge Pump The tri-state phase detector causes the charge pump to source or to sink current at the output Pin PD depending on the phase relation of its input signals which are provided by the reference and the main divider respectively. Four different values of this current can be selected by means of the two-wire bus bits I50 and I100. By use of this option, changes of the loop characteristics due to the variation of the VCO gain as a function of the tuning voltage can be reduced. The charge-pump current can be switched off using the two-wire bus bit TRI. A change in the setting of the charge pump current becomes active when the corresponding two-wire bus transmission is completed. As described for the setting of the scaling factor of the programmable divider, an internal synchronization procedure ensures that such changes do not become active while the charge pump is sourcing or sinking current at its output pin. This behavior allows a change in the charge pump current without restricting the controlled VCO's frequency spectrum.

A high-gain amplifier (output pin: VD), which is implemented in order to construct a loop filter, as shown in the application circuit, can be switched off by means of the two-wire bus bit OS.

An internal lock detector checks if the phase difference of the input signals of the phase detector is smaller than approximately 250 ns in seven subsequent comparisons. If phase lock is detected, the open collector output pin PLCK is set to H (logical value). It should be noted that the output current of this pin must be limited by external circuitry as it is not limited internally. If the two-wire bus bit TRI is set to H, the lock detector function is deactivated and the logical value of the PLCK output is undefined.

- **Switching Outputs** Three switching outputs controlled by the two-wire bus bits SWA, SWB, SWC can be used for any switching task on the front-end board. The currents of these outputs are not limited internally. They have to be limited by an external circuit.
- **D/A Converters** Three D/A converters, A, B and C, offer the possibility of generating three output voltages at a resolution of 8 bits. These voltages appear at the output pins CAO, CBO and CCO. The converters are controlled via the two-wire bus interface by means of the control bits CA0, ..., CA7, CB0, ..., CB7 and CC0, ..., CC7 respectively as described in the section "Two-wire Bus Instruction Codes". The output voltages are defined as

$$
V_{CAO} = \frac{V_M}{128} \times \sum_{j=0}^{7} CAj \times 2^j
$$

$$
V_{CBO} = \frac{V_M}{128} \times \sum_{j=0}^{7} CBj \times 2^j
$$

$$
V_{CCO} = \frac{V_M}{128} \times \sum_{j=0}^{7} CCj \times 2^j
$$

where VM = 4.25 V nominally. Due to the rail-to-rail outputs of these converters, almost the full voltage range from 0 to 8.5 V can be used. A common application of these converters is the digital synthesis of control signals for the tuning of preselectors. The output pins CAU, CBO and CCO must be blocked externally with capacitors (100 nF) as shown in the application circuit (see Figure 8 on page 20).

Simple Two-wire Bus Interface

Via its two-wire bus interface, various functions can be controlled by a microprocessor. These functions are outlined in the following table "Simple Two-wire Bus Instruction Codes" on page 11 and in the section "Simple Two-wire Bus Functions" on page 11. The programming information is stored in a set of internal registers. By means of the Pin ADR, two different two-wire bus addresses can be selected as described in the section "Electrical Characteristics". In Figure 6 on page 19, the two-wire bus timing parameters are explained, Figure 7 on page 20 shows a typical two-wire bus pulse diagram.

Description	MSB							LSB
Address		1	$\mathbf 0$	0	0	AS1	$\mathbf 0$	$\mathbf 0$
A byte 1	0	$\mathbf 0$	X	X	X	n_{14}	n_{13}	n_{12}
A byte 2	X	X	n_{11}	n_{10}	n ₉	n_8	n ₇	n_{6}
A byte 3	X	X	n ₅	n_4	n ₃	n ₂	n_1	n_0
B byte 1	0	1	X	r_8	TA ₃	TA2	TA ₁	TA ₀
B byte 2	r ₇	r_6	r ₅	r_4	TB ₃	TB ₂	TB ₁	TB ₀
B byte 3	r_3	r ₂	r ₁	r_0	TC ₃	TC ₂	TC ₁	TC ₀
C byte 1	1	$\mathbf{0}$	X	X	X	X	X	X
C byte 2	CA7	CA ₆	CA ₅	CA4	CA ₃	CA ₂	CA ₁	CA ₀
C byte 3	CB7	CB ₆	CB ₅	CB4	CB ₃	CB ₂	CB ₁	CB ₀
D byte 1	1	1	$\mathbf 0$	OS	T.	TRI	1100	150
D byte 2	SWA	SWB	SWC	X	MЗ	M ₂	M ₁	M0
D byte 3	CC ₇	CC ₆	CC ₅	CC ₄	CC ₃	CC ₂	CC ₁	CC ₀

Table 3. Simple Two-wire Bus Instruction Codes

I50 and I100 define the charge pump current:

Table 4. Current of Charge Pump

Mi defines the operation mode:

Table 5. Mode Selection

Note: SW α = HIGH switches on the output current (α = A, B, C)

Simple Two-wire Bus Data Transfer

Format:

START - ADR - ACK - <instruction set> - STOP

The <instruction set> consists of a sequence of A bytes, B bytes, C bytes and D bytes each followed by ACK. Always a triplet of these bytes (A, B, C or D) has to be completed before a new triplet is started. If no new triplet is started the transmission can be finished before the current triplet is finished.

Examples:

START - ADR - ACK - DB1 - ACK - DB2 - ACK - DB3 - ACK - CB1 - ACK - CB2 - ACK - CB3 - ACK - AB1 - ACK - AB2 - ACK - AB3 - ACK - BB1 - ACK - BB2 - ACK - BB3 - ACK - STOP

START - ADR - ACK - CB1 - ACK - CB2 - ACK - STOP

However:

START - ADR - ACK - DB1 - ACK - CB1 -ACK - STOP is not allowed.

Description:

Simple Two-wire Bus Timing

The values of the periods shown are specified in the table "Electrical Characteristics" on page 15. More detailed information can be taken from the "Application Note 1.0 (Twowire Bus Description)". Please note, that due to the two-wire bus specification, the MSB of a byte is transmitted first, the LSB last.

Figure 4. Two-wire Bus Timing

SCL JUNUALINUMUM <u>n n n n</u>

Absolute Maximum Ratings

Thermal Resistance

Operating Range

Electrical Characteristics

Test conditions (unless otherwise specified): $V_S = 8.5 V$, $T_{amb} = 25^{\circ}C$

 \overline{t}) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (regularly: 16 kHz).

Test conditions (unless otherwise specified): $V_s = 8.5$ V, $T_{amb} = 25^{\circ}C$

 $*$) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (regularly: 16 kHz).

¹⁶ U2731B

Test conditions (unless otherwise specified): $V_s = 8.5$ V, $T_{amb} = 25^{\circ}C$

 $*$) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (regularly: 16 kHz).

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (regularly: 16 kHz).

Test conditions (unless otherwise specified): $V_s = 8.5$ V, $T_{amb} = 25^{\circ}C$

 $*$) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. The phase detector's phase-noise contribution to the VCO's frequency spectrum is determined by the operating frequency of the phase detector divided by 4 according to the fractional-N technique (regularly: 16 kHz).

Figure 6. Application Circuit

Application Circuits of the Reference Oscillator

Figure 7. Oscillator Operation

Figure 8. Oscillator Overdriven

Figure 9. Measurement Circuit for Electrical Characteristics

Figure 10. RFAGC Voltage-generation Block Circuit

Figure 11. IFAGC Voltage-generation Block Circuit

²² U2731B

Figure 12. VCO Circuit

Phase-noise Performance

(Example: SF_{eff} = 16899, $SF_{ref,eff}$ = 1120, f_{ref} = 17.92 MHz, I_{PD} = 200 mA, spectrum analysis: HP7000)

Figure 13. Phase-noise Over Frequency

CENTER 270.384 MHz SPAN 10.00 kHz RB 100 Hz VB 100 Hz

10.00 dB/DIV

CENTER 270.384 MHz

RB 1.00 kHz VB 1.00 kHz ST 600.0 msec RB 1.00 kHz VB 1.00 kHz

Ordering Information

Package Information

Atmel Corporation Atmel Operations

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. **All rights reserved.**

Atmel® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries.

Other terms and product names may be the trademarks of others.

