




### Features:

- Half-Duplex GM(F)SK, FSK and DSC Capabilities
- Slot/Sample Counter with UTC Timing Interface
- Optimum Co-channel and Adjacent-channel Performance
- Flexible Signal Channels
  - Two Simultaneous Rx
  - One Tx
  - Optional FSK Interface
- AIS Data Formatted and Raw Data Modes
- Supports Carrier-Sensing Channel Access (CSTDMA) Operation
- RF Device-Enable Facilities
- C-BUS Serial Interface with Expansion Port
- I and Q Radio Interface
- Low-Power (3.0 to 3.6V) Operation
- Low Profile, 64-lead LQFP (L9) and Leadless VQFN (Q1) Packages
- Auxiliary ADC and DAC Functions
  - 5 x (10-bit) DACs
  - 5-Input MUX (10-bit) ADC

### Applications:

- Automatic Identification System (AIS) for Marine Safety
- Class A or B AIS Transponders
- AIS Rx-only Modules



## 1. Brief Description

A highly integrated Baseband Signalling Processor IC, the CMX910 fulfils the requirements of the class A and class B marine Automatic Identification System (AIS) transponder market. The CMX910 is half duplex in operation, comprising two parallel I+Q Rx paths and one Tx path. These are configurable for AIS or DSC operation. The device performs channel filtering and signal modulation/demodulation with associated AIS functions, such as training sequence detection, NRZI conversion and HDLC processing (flags, bit stuffing/de-stuffing, CRC generate/check). An external 1200bps FSK demodulator interface provides a third parallel decode path for DSC, as required by the class A market. Integrated Rx/Tx data buffers and a flexible slot/sample timer are also provided, all of which greatly reduce the processing requirements of the host  $\mu$ C. Provision of a C-BUS expansion port, an RF device enable port and a number of auxiliary ADCs and DACs further simplifies the system hardware design, reducing the overall equipment cost and size.

## CONTENTS

<u>Section</u>	<u>Page</u>
1. Brief Description .....	1
2. Block Diagram .....	4
3. Signal List .....	5
4. External Components .....	7
5. General Description .....	8
5.1 Overview of CMX910 Operation.....	8
5.2 C-BUS Interface.....	9
5.3 Reset and Power Control .....	12
5.3.1 RESETN pin .....	12
5.3.2 General Reset Command .....	12
5.3.3 Clock Control.....	12
5.4 Slot and Sample Timer .....	13
5.4.1 Manual Nudge.....	16
5.4.2 Auto Nudge.....	17
5.4.3 Sleep Mode .....	17
5.4.4 Selecting the Nudge_Trigger Value .....	18
5.5 Transmit Operation .....	19
5.5.1 Transmitter Registers.....	19
5.5.2 AIS Raw Mode Transmit.....	24
5.5.3 AIS Burst Mode Transmit .....	25
5.5.4 DSC Transmit .....	27
5.5.5 Transmitter Timing Control.....	29
5.6 Receive Operation.....	32
5.6.1 Receiver Registers.....	33
5.6.2 AIS Raw Mode Receive.....	37
5.6.3 AIS Burst Mode Receive.....	38
5.6.4 DSC Receive (Main Channel) .....	39
5.6.5 DSC Receive (External FSK Interface).....	39
5.7 Auxiliary A-to-D Converter .....	40
5.8 Auxiliary D-to-A Converters .....	42
5.9 Interrupt Generator .....	46
5.10 Device Enable Port.....	48
5.11 C-BUS Expansion Port .....	49
5.12 Special Command Interface .....	50
6. Supplementary Information .....	52
6.1 Glossary of Terms.....	52
7. Performance Specification.....	54
7.1 Electrical Performance .....	54
7.1.1 Absolute Maximum Ratings.....	54
7.1.2 Operating Limits.....	54
7.1.3 Operating Characteristics .....	55
7.2 Packaging .....	60

<u>Table</u>	<u>Page</u>
Table 1 Summary of C-BUS Registers .....	11
Table 2 Example Tx Event Sequence Setup .....	31

<u>Figure</u>	<u>Page</u>
Figure 1 CMX910 Block Diagram .....	4
Figure 2 Recommended External Components .....	7
Figure 3 Basic C-BUS Transactions .....	9
Figure 4 C-BUS Data-Streaming Operation .....	10
Figure 5 Slot and Sample Timer Circuit .....	13
Figure 6 Transmit Channel .....	19
Figure 7 Tx (AIS raw mode) state transitions .....	25
Figure 8 Tx (AIS burst mode) state transitions .....	27
Figure 9 Tx (DSC mode) state transitions .....	28
Figure 10 Typical AIS Transmission .....	29
Figure 11 Receive Channel .....	32
Figure 12 Auxiliary ADC .....	40
Figure 13 Auxiliary DACs .....	42
Figure 14 RAMDAC Values .....	45
Figure 15 I/Q Filter response in 25kHz operation. ....	59
Figure 16 C-BUS Timing .....	59
Figure 17 Q1 Mechanical Outline: <i>Order as part no. CMX910Q1</i> .....	60
Figure 18 L9 Mechanical Outline: <i>Order as part no. CMX910L9</i> .....	61

## History

Version	Changes	Date
1 - 5	Earlier versions, for which a history file is not maintained.	20/11/08
6	<ul style="list-style-type: none"> <li>Corrected description of the operation of the Auto Nudge Acquire sequence in section 5.4.2.</li> </ul>	26/03/09

It is always recommended that you check for the latest product datasheet version from the Datasheets page of the CML website: [www.cmlmicro.com].

## 2. Block Diagram




Figure 1 CMX910 Block Diagram


### 3. Signal List

Package Q1 or L9	Signal		Description
Pin No.	Name	Type	
1	AV <sub>SS</sub>	Power	Analogue negative supply rail (ground)
2	IRX1P	I/P	Receive "I" channel 1, positive input
3	IRX1N	I/P	Receive "I" channel 1, negative input
4	QRX1P	I/P	Receive "Q" channel 1, positive input
5	QRX1N	I/P	Receive "Q" channel 1, negative input
6	VBIAS	O/P	A bias line for the internal circuitry, held at $\frac{1}{2} AV_{DD}$ . This pin must be decoupled to AV <sub>SS</sub> by a capacitor mounted close to the device pins
7	ITXP	O/P	Transmit "I" channel, positive output
8	ITXN	O/P	Transmit "I" channel, negative output
9	QTXP	O/P	Transmit "Q" channel, positive output
10	QTXN	O/P	Transmit "Q" channel, negative output
11	AV <sub>SS</sub>	Power	Analogue negative supply rail (ground)
12	IRX2P	I/P	Receive "I" channel 2, positive input
13	IRX2N	I/P	Receive "I" channel 2, negative input
14	QRX2P	I/P	Receive "Q" channel 2, positive input
15	QRX2N	I/P	Receive "Q" channel 2, negative input
16	AV <sub>DD</sub>	Power	Analogue positive supply rail. Decouple to AV <sub>SS</sub>
17	IOV <sub>DD</sub>	Power	Digital I/O positive supply rail. Decouple to DV <sub>SS</sub>
18	ENAB0	O/P	Enable output 0
19	ENAB1	O/P	Enable output 1
20	ENAB2	O/P	Enable output 2
21	ENAB3	O/P	Enable output 3
22	ENAB4	O/P	Enable output 4
23	ENAB5	O/P	Enable output 5
24	DV <sub>SS</sub>	Power	Digital negative supply rail (ground)
25	FSK_MUTE	I/P	FSK RF squelch indicator
26	FSK_DET	I/P	FSK baseband energy detect indicator
27	FSK_RXD	I/P	Raw FSK demodulator input data
28	REFCLK	I/P	Master input clock (multiple of 2.4MHz)
29	RESETN	I/P	Active low chip reset
30	UTC1PPS	I/P	1Hz UTC sync pulse, typically from GNSS receiver
31	SLOTCLKN	O/P	Slot clock output (active low), pulses at the start of each AIS slot. Configurable as a 'wire-ORable' output, requiring an external pullup resistor, or as an active pullup/pulldown.
32	IRQN	O/P	A 'wire-ORable' output for connection to the host $\mu$ C's Interrupt Request input. This output has a low impedance pull down to DV <sub>SS</sub> when active and is high impedance when inactive. An external pullup resistor is required.

Package Q1 or L9	Signal		Description
Pin No.	Name	Type	
33	EXP0N	O/P	Chip Select expansion output 0 (active low)
34	EXP1N	O/P	Chip Select expansion output 1 (active low)
35	EXP2N	O/P	Chip Select expansion output 2 (active low)
36	EXP3N	O/P	Chip Select expansion output 3 (active low)
37	EXP4N	O/P	Chip Select expansion output 4 (active low)
38	EXP5N	O/P	Chip Select expansion output 5 (active low)
39	DV <sub>SS</sub>	Power	Digital negative supply rail (ground)
40	CSXN	I/P	Chip Select expansion input (active low)
41	CSN	I/P	Chip Select input (active low), used to enable a C-BUS data read or write operation on the chip.
42	CDATA	I/P	The C-BUS serial data input from the $\mu$ C.
43	SCLK	I/P	The C-BUS serial clock input from the $\mu$ C.
44	RDATA	T/S	A 3-state C-BUS serial data output to the $\mu$ C. This output is high impedance when not sending data to the $\mu$ C.
45	DV <sub>DD</sub>	Power	Digital core positive supply rail. Decouple to DV <sub>SS</sub>
46	IOV <sub>DD</sub>	Power	Digital I/O positive supply rail. Decouple to DV <sub>SS</sub>
47	AUXDAC0	O/P	Auxiliary D-to-A converter output 0 (with ramp)
48	AUXDAC1	O/P	Auxiliary D-to-A converter output 1
49	AUXDAC2	O/P	Auxiliary D-to-A converter output 2
50	AUXDAC3	O/P	Auxiliary D-to-A converter output 3
51	AUXDAC4	O/P	Auxiliary D-to-A converter output 4
52	AV <sub>SS</sub>	Power	Analogue negative supply rail (ground)
53	AUXADC0FB	O/P	Auxiliary A-to-D converter 0, amplifier feedback
54	AUXADC0N	I/P	Auxiliary A-to-D converter 0, amplifier -ve input
55	AUXADC0P	I/P	Auxiliary A-to-D converter 0, amplifier +ve input
56	AUXADC1FB	O/P	Auxiliary A-to-D converter 1, amplifier feedback
57	AUXADC1N	I/P	Auxiliary A-to-D converter 1, amplifier -ve input
58	AUXADC1P	I/P	Auxiliary A-to-D converter 1, amplifier +ve input
59	AUXADC2FB	O/P	Auxiliary A-to-D converter 2, amplifier feedback
60	AUXADC2N	I/P	Auxiliary A-to-D converter 2, amplifier -ve input
61	AUXADC2P	I/P	Auxiliary A-to-D converter 2, amplifier +ve input
62	AUXADC3	I/P	Auxiliary A-to-D converter input 3
63	AUXADC4	I/P	Auxiliary A-to-D converter input 4
64	AV <sub>DD</sub>	Power	Analogue positive supply rail. Decouple to AV <sub>SS</sub>
EXPOSED METAL PAD	DV <sub>SS</sub>	Power	This pad (which is only present on the Q1 package) must be connected to Digital Ground (0V).

**Notes:** I/P = Input  
O/P = Output  
BI = Bidirectional  
T/S = 3-state Output  
NC = No Connection

### 4. External Components



**Figure 2 Recommended External Components**

C1-C8	1nF	C14-C18	10nF	R1-R8	1kΩ
C9-C12	1nF	C19	10μF	R9-R12	1kΩ
C13	1μF	C20	22μF	R13-R14	10kΩ

A regulated 3.3V supply must be connected to the CMX910's IOV<sub>DD</sub> pins in order to supply the digital I/O pad circuitry. This 3.3V supply is also used by two on-chip 2.5V regulators which are used to generate the separate AV<sub>DD</sub> and DV<sub>DD</sub> supplies (used by the CMX910's on-chip analogue and digital circuitry), the only external components needed are the decoupling capacitors. The AV<sub>DD</sub> and DV<sub>DD</sub> supplies are *not* intended to provide current to any external circuits, but may be buffered if required for use as a reference.

To achieve good noise performance, AV<sub>DD</sub>/DV<sub>DD</sub> and VBIAS decoupling and protection of the receive path from extraneous in-band signals are very important. It is recommended that the printed circuit board is laid out with separate analogue and digital ground planes in the CMX910 area to provide a low impedance connection between AV<sub>SS</sub> and the AV<sub>DD</sub>/VBIAS decoupling capacitors, and between DV<sub>SS</sub> and the DV<sub>DD</sub> decoupling capacitors.

## 5. General Description

### 5.1 Overview of CMX910 Operation

The CMX910 IC has two main receiver circuits that support simultaneous reception of two AIS channels, or one AIS and one DSC channel. When the two main receive channels are configured for AIS reception, a supplementary DSC-only receiver can be supported by using a separate external FSK demodulator (such as the FX604) interfaced to the CMX910. Data bits received on this FSK interface get packed into bytes and passed through to the host  $\mu$ C. Transmission on a single channel (AIS or DSC) is supported, during which all reception ceases. The main receive and transmit channels use differential I + Q signalling, and digital filtering and signal processing techniques are used to obtain a high level of performance.

The CMX910 also supports the proposed carrier-sensing channel access scheme (CSTDMA) for the AIS class B standard.

Overall timing synchronisation centres around two counters, one counting the number of samples per slot, the other the number of slots in a minute. These allow the  $\mu$ C to retrieve slot and sample timing information for any received message as well as specifying transmit timing accurately. Counters can be synchronised to an external 1 pulse per second UTC reference signal or allowed to run free, in which case they must be kept in alignment by the  $\mu$ C.

The CMX910 offers full frame-formatting (HDLC-type) support for AIS receive and transmit, including NRZI coding, bit stuffing and de-stuffing, training sequence, start/stop flag insertion and deletion, and CRC generation and checking. A raw mode is also provided allowing greater flexibility. DSC transmission and reception is only supported in the equivalent of the AIS raw mode.

The transmit channel and three receive channels interface to the  $\mu$ C through individual 32-deep, byte wide first-in first-out data buffers. These alleviate latency problems and allow higher data rates between the  $\mu$ C and the CMX910. To allow system performance to be further enhanced, the CMX910 can be configured to cause an interrupt if the transmit FIFO fill level drops below a user-defined threshold or any of the receive FIFOs' fill levels exceed a user-defined threshold.

The CMX910 also assists with power saving and control of critical external RF circuits by providing a flexible device enable port. Further monitoring and control functions can be implemented using the integrated auxiliary ADC and DAC circuits.

Communication between the CMX910 and the host  $\mu$ C is done through CML's standard C-BUS interface and interrupt pin. The C-BUS interface is SPI compatible, and can be driven by an SPI master controller. A C-BUS expansion port is also provided which allows the connection of up to six further C-BUS or SPI compatible devices to the  $\mu$ C.

**NOTE:** To further enhance the CMX910, its Special Command Interface (see section 5.12) can be used to reconfigure the CMX910's functionality to fully implement and improve its CS-TDMA reception capability and slot-clock synchronisation.




## 5.2 C-BUS Interface


This block provides for the transfer of data and control or status information between the CMX910's internal registers and the host  $\mu$ C over the C-BUS serial bus. Each transaction consists of a single Register Address byte sent from the  $\mu$ C which may be followed by a data word sent from the  $\mu$ C to be written into one of the CMX910's Write Only Registers, or a data word read out from one of the CMX910's Read Only Registers; all C-BUS data words are a multiple of 8 bits wide, the width depending on the source or destination register. Note that certain C-BUS transactions require only an address byte to be sent from the  $\mu$ C, no data transfer being required. The operation of the C-BUS is illustrated in Figure 3.

Data sent from the  $\mu$ C on the CDATA (command data) line is clocked into the CMX910 on the rising edge of the SCLK input. Data sent from the CMX910 to the  $\mu$ C on the RDATA (reply data) line is valid when SCLK is high. The CSN line must be held low during a data transfer and kept high between transfers. The C-BUS interface is compatible with most common  $\mu$ C serial interfaces and may also be easily implemented with general purpose  $\mu$ C I/O pins controlled by a simple software routine. Figure 16 gives detailed C-BUS timing requirements.

### C-BUS single byte command (no data)



### C-BUS n-bit register write



### C-BUS n-bit register read





Figure 3 Basic C-BUS Transactions

To increase the data bandwidth between the  $\mu$ C and the CMX910, certain of the C-BUS read and write registers are capable of data-streaming operation. This allows a single address byte to be followed by the transfer of multiple read or write data words, all within the same C-BUS transaction. This can significantly increase the transfer rate of large data blocks, as shown in Figure 4.



**Figure 4 C-BUS Data-Streaming Operation**

A summary of the CMX910's C-BUS addresses and registers are shown in Table 1. Note: the CMX910's internal clock must be running before any C-BUS access is attempted, with the exception of the General\_Reset command and the Clock\_Control and CBUS\_Expand registers.

C-BUS register name	Addr	R/W/ Cmd	Size	C-BUS register name	Addr	R/W/ Cmd	Size
<i>Reset and power control</i>				<i>FSK Interface</i>			
General_Reset	\$01	Cmd	-	FSK_FIFO <sup>(DS)</sup>	\$50	R	8
Clock_Control	\$02	W	8	FSK_FIFO_Threshold	\$51	W	8
<i>Slot and Sample Timer</i>				FSK_Status	\$52	R	16
Slot_Sample_Control	\$10	W	8	FSK_Control	\$53	W	8
Slot_Sample_Count	\$11	R	32	<i>Auxiliary ADC</i>			
Sleep_Sample	\$12	W	16	ADC0	\$60	R	16
Wakeup_Sample	\$13	W	16	ADC1	\$61	R	16
Slot_Sample_UTC1PPS	\$14	R	32	ADC2	\$62	R	16
Slot_Nudge	\$15	W	16	ADC3	\$63	R	16
Sample_Nudge	\$16	W	16	ADC4	\$64	R	16
Nudge_Trigger	\$17	W	16	ADC_Control1	\$65	W	8
Max_Auto_Nudge	\$18	W	16	ADC_Control2	\$66	W	8
<i>Transmit Channel</i>				ADC_Status	\$67	R	8
Tx_FIFO <sup>(DS)</sup>	\$20	W	8	ADC_Convert	\$68	Cmd	-
Tx_FIFO_Threshold	\$21	W	8	<i>Auxiliary DACs</i>			
Tx_Status	\$22	R	16	DAC0	\$70	W	16
Tx_Slot	\$23	W	16	DAC1	\$71	W	16
Tx_Bits	\$24	W	16	DAC2	\$72	W	16
Tx_Control	\$25	W	16	DAC2	\$73	W	16
CSTDMA_Threshold	\$26	W	16	DAC4	\$74	W	16
<i>Receive Channel 1</i>				DAC_Control	\$75	W	8
Rx1_FIFO <sup>(DS)</sup>	\$30	R	8	DAC0_Rampup	\$76	Cmd	-
Rx1_FIFO_Threshold	\$31	W	8	DAC0_Rampdown	\$77	Cmd	-
Rx1_Status	\$32	R	16	DAC0_Timestep	\$78	W	8
Rx1_Slot	\$33	R	16	DAC_RAM_Load <sup>(DS)</sup>	\$79	W	16
Rx1_Sample	\$34	R	16	<i>Interrupts</i>			
Rx1_Bytes	\$35	R	16	Interrupt	\$80	R	16
Rx1_Control	\$36	W	8	Interrupt_Enable	\$81	W	16
Rx1_FreqErr	\$37	R	16	<i>Device Enable Port</i>			
Rx1_RSSI	\$38	R	16	ENAB	\$90	W	8
<i>Receive Channel 2</i>				ENAB_Mask	\$91	W	8
Rx2_FIFO <sup>(DS)</sup>	\$40	R	8	ENAB_Invert	\$92	W	8
Rx2_FIFO_Threshold	\$41	W	8	<i>C-BUS Expansion Port</i>			
Rx2_Status	\$42	R	16	CBUS_Expand	\$A0	W	8
Rx2_Slot	\$43	R	16	<i>Special Command Interface</i>			
Rx2_Sample	\$44	R	16	SPC_In0	\$B0	W	16
Rx2_Bytes	\$45	R	16	SPC_In1	\$B1	W	16
Rx2_Control	\$46	W	8	SPC_Out0	\$B2	R	16
Rx2_FreqErr	\$47	R	16	Special_Command	\$B4	W	8
Rx2_RSSI	\$48	R	16				

(DS) - These registers are capable of data-streaming transactions.

Note: C-BUS addresses \$F0 to \$FE are allocated for production testing and should not be accessed in normal operation.

**Table 1 Summary of C-BUS Registers**

## 5.3 Reset and Power Control

### 5.3.1 RESETN pin

The CMX910 is reset by taking RESETN low, which causes all internal clocks and bias currents to be disabled and all C-BUS registers to be reset. To bring the CMX910 out of this quiescent state after RESETN is pulled high, a stable clock signal must first be applied to the REFCLK input pin (any multiple of 2.4MHz up to a maximum of 24MHz), then the Clock\_Control register must be programmed with the frequency of the applied REFCLK. A period of 10ms must then elapse to allow the CMX910 to initialise, after which time the device is ready for operation. During operation the main Rx and Tx channel analogue circuits and auxiliary ADC and DAC circuits will be powered up as required, depending on how the host  $\mu$ C sets various C-BUS control and configuration registers.

### 5.3.2 General\_Reset Command

**General\_Reset command (no data)**

**C-BUS Address \$01**

This command disables all internal bias currents and resets all C-BUS registers *except* for CBUS\_Expand and Clock\_Control. This means that if the CMX910's internal clocks are running, they will remain running when General\_Reset is applied. After a General\_Reset command, a period of 10ms must elapse to allow the CMX910 to initialise before any further C-BUS operations are attempted.

### 5.3.3 Clock Control

The CMX910 can be put back into a low power state at any time by writing \$00 to the Clock\_Control register. This will disable all internal clocks and bias currents and reset all internal C-BUS registers *except* for CBUS\_Expand. To subsequently bring the CMX910 out of this low power state requires the same sequence of operations as if a RESETN pulse had been applied.

**Clock\_Control register: 8-bit write only.**

**C-BUS Address \$02**

All bits cleared to 0 when RESETN pin asserted. Register contents are not affected by a General\_Reset command. This register can be written while the CMX910's internal clocks are disabled.


Bit:	7	6	5	4	3	2	1	0
	Reserved, set to 0000				REFCLK mult. factor			

#### Clock\_Control register b3-0: REFCLK Multiplication Factor

b3	b2	b1	b0	
0	0	0	0	Internal clocks disabled, device held in low power mode
0	0	0	1	REFCLK = 2.4MHz
0	0	1	0	REFCLK = 4.8MHz
0	0	1	1	REFCLK = 7.2MHz
0	1	0	0	REFCLK = 9.6MHz
0	1	0	1	REFCLK = 12.0MHz
0	1	1	0	REFCLK = 14.4MHz
0	1	1	1	REFCLK = 16.8MHz
1	0	0	0	REFCLK = 19.2MHz
1	0	0	1	REFCLK = 21.6MHz
1	0	1	0	REFCLK = 24.0MHz
Codes 1011 <sub>2</sub> to 1111 <sub>2</sub> are reserved, do not use				

## 5.4 Slot and Sample Timer

The Slot and Sample Timer circuit contains two counters that are used to control and sequence operations in the three main channels (Rx1, Rx2, Tx).



**Figure 5 Slot and Sample Timer Circuit**

The clock for the slot and sample counters is derived from the REFCLK input pin. The *sample* counter is an 11 bit counter which increments at 48kHz, i.e. five times per AIS data bit, and is used to time various Rx and Tx operations within a slot period. Since there are 256 bit periods per AIS slot, the sample counter increments from 0 to 1279 before rolling over to 0. The *slot* counter is a 12 bit counter and is used to count the slot number in an AIS frame, which lasts for a minute. It is incremented at the beginning of each AIS slot period, i.e. when the sample counter rolls over. There are  $37\frac{1}{2}$  slots per second, resulting in 2250 slots per minute. Therefore the slot counter increments from 0 to 2249 before rolling over to 0. When operating correctly, the slot counter rollover should be aligned to the start of the UTC minute. The current value of the slot and sample counters are available to the  $\mu$ C by reading the Slot\_Sample\_Count register.

The CMX910 produces a pulse on its SLOTCLKN output pin during the first sample period within each slot, this can be used as general timing reference by the  $\mu$ C. Each pulse is active low and lasts for approximately 20.83  $\mu$ s, and the pulses repeat at 37.5Hz. The signal appearing on the SLOTCLKN pin can be configured to be open-drain pull-down or have active pull-up and pull-down drivers.

When the CMX910 comes out of reset the slot and sample counters will be free running but not synchronised to anything. The  $\mu$ C must synchronise them to an appropriate timing source, either UTC (direct or indirect) or to an appropriate base station as required by Recommendation ITU-R M1371-1. Once initial synchronisation has been established, occasional minor adjustments, or “nudges”, to the sample counter must be made to keep it locked to the chosen timing source – this compensates for any slight drift caused by inaccuracy in the REFCLK frequency. Nudge values can be calculated and applied directly by the  $\mu$ C in a software control loop (“manual nudge”, section 5.4.1). Alternatively, the CMX910 can be configured into certain “auto nudge” modes to establish initial synchronisation and subsequent

tracking of the slot and sample counters with minimal  $\mu\text{C}$  intervention, using the UTC1PPS signal as a timing reference (section 5.4.2).

A “Sleep Control” feature is provided which can reduce power consumption significantly when the CMX910 is enabled for AIS reception. This operates by automatically turning off the internal receiver circuits during inactive slots. Sleep Control is described in more detail in section 5.4.3.

The Slot and Sample Timer circuit is configured and controlled through nine C-BUS registers:

**Slot\_Sample\_Control register: 8-bit write only. C-BUS Address \$10**  
Register reset to \$80.

Bit:	7	6	5	4	3	2	1	0
	Slot clock ctrl	Reserved, set to 0000				En sleep mode	Nudge mode	

**Slot\_Sample\_Control register b7: SLOTCLKN Pin Control**

With b7 = 0 the SLOTCLKN pin will be configured to have active pull-up and pull-down drivers. If b7 = 1 the pin will have an open-drain pull-down, requiring an external pull-up resistor.

**Slot\_Sample\_Control register b2: Enable Sleep Mode**

Setting b2 = 1 enables AIS sleep mode on receive channels Rx1 and Rx2.

**Slot\_Sample\_Control register b1-0: Nudge Mode**

The Nudge Mode bits control how the CMX910 achieves and maintains synchronisation of the slot and sample counters with the UTC timing reference.

b1	b0	
0	0	Manual nudge (auto nudge disabled)
0	1	Auto nudge acquire
1	0	Auto nudge track
1	1	Reserved, do not use

**Slot\_Sample\_Count register: 32-bit read only. C-BUS Address \$11**  
All bits cleared to 0 on reset.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	Slot count											
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	Sample count										

The Slot\_Sample\_Count register holds the current value of the slot and sample counters.

**Sleep\_Sample register: 16-bit write only.****C-BUS Address \$12**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved, set to 00000								Sleep sample value							

The Sleep\_Sample register holds the sample value at which the CMX910's Rx1 or Rx2 circuits enter sleep mode during an inactive slot.

**Wakeup\_Sample register: 16-bit write only.****C-BUS Address \$13**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved, set to 00000								Wakeup sample value							

The Wakeup\_Sample register holds the sample value at which the CMX910's Rx1 or Rx2 circuits leave sleep mode after an inactive slot, in time to detect a training sequence in the next slot.

**Slot\_Sample.UTC1PPS register: 32-bit read only.****C-BUS Address \$14**

All bits cleared to 0 on reset.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	Slot count at last rising edge of UTC1PPS											
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	Sample count at last rising edge of UTC1PPS										

The Slot\_Sample.UTC1PPS register indicates the value that the slot and sample counters held at the last rising edge of the UTC1PPS pin.

**Slot\_Nudge register: 16-bit write only.****C-BUS Address \$15**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Slot nudge value (two's complement)															

The Slot\_Nudge register is written with the amount that the slot counter is to be adjusted at the next nudge trigger point.

**Sample\_Nudge register: 16-bit write only.****C-BUS Address \$16**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Sample nudge value (two's complement)															

The Sample\_Nudge register is written with the amount that the sample counter is to be adjusted at the next nudge trigger point (only in manual nudge mode, the Sample\_Nudge register is ignored when in either of the auto nudge modes).

**Nudge\_Trigger register: 16-bit write only.****C-BUS Address \$17**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved, set to 00000						Sample count at which to add nudge values									

The Nudge\_Trigger register holds the sample count at which the slot and sample counter nudge values get added.

**Max\_Auto\_Nudge register: 16-bit write only.****C-BUS Address \$18**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved, set to 00000						Maximum auto nudge value									

The Max\_Auto\_Nudge register is used to set the magnitude of the maximum sample counter nudge in auto nudge track mode.

**5.4.1 Manual Nudge**

Manual nudge mode is enabled by setting Slot\_Sample\_Control b1-0 to 00 (auto nudge disabled). It is then the responsibility of the  $\mu\text{C}$  to keep the slot and sample counters aligned to the relevant timing reference. To assist with manual nudge mode in the case where a UTC time reference is available, the CMX910 copies the value of the Slot\_Sample\_Count register into the Slot\_Sample\_UTC1PPS register on each rising edge of the UTC1PPS input pin, from where it can be read by the  $\mu\text{C}$ ; the UTC1PPS pin should be connected to a 1Hz signal whose rising edge is accurately aligned to the UTC second. Any error in the slot and sample counter values can then be easily determined. If the accurate 1Hz signal is lost or not available, the same information must be derived from timing information received on the AIS channels; this is made available in the RX1\_Slot / RX1\_Sample and RX2\_Slot / Rx2\_Sample registers (see section 5.6.1). Note: since there are  $37\frac{1}{2}$  slots per second, “even” seconds correspond to a slot boundary and “odd” seconds correspond to the middle of a slot.

In manual nudge mode, the  $\mu\text{C}$  initially synchronises the slot and sample counters, and can subsequently make minor adjustments to the sample counter, using the same mechanism in each case: the  $\mu\text{C}$  loads the Slot\_Nudge and Sample\_Nudge registers with two’s-complement values indicating by how much the slot and sample counters should be adjusted, and the Nudge\_Trigger register is loaded with the exact sample time within a slot that these nudge values should be added to the counters – typically, the Nudge\_Trigger value will need to be initialised only once. As soon as the nudge has been done, a “Nudge\_Done” interrupt will be generated by the CMX910 and the Slot\_Nudge and Sample\_Nudge registers will be cleared to \$0000, ready for new values to be written.

The slot counter usually needs adjusting only after a device reset, or if slot alignment has been lost for some reason, e.g. a GNSS timing signal has been lost for some time and has just been re-acquired. If the slot counter needs adjusting, the  $\mu\text{C}$  should write to the Slot\_Nudge register first, then to the Sample\_Nudge register. The act of writing to the Sample\_Nudge register indicates to the CMX910 that both nudge values are ready, and they get applied simultaneously at the next nudge trigger point. If, however, only the sample counter needs adjusting then the  $\mu\text{C}$  need only write to the Sample\_Nudge register, since Slot\_Nudge will have been previously auto-cleared. Depending on the accuracy of the REFCLK input signal, it may be necessary to make several adjustments to the sample counter every minute. For instance, a 5ppm error in REFCLK will cause the sample counter to drift by 14.4 counts (nearly 3 bit periods) per minute.

Note that the slot counter “wraps” properly when it is nudged forwards past 2249 or backwards past 0, but the same does not apply to the sample counter – it can get it into an illegal state by nudging forward past 1279 or backwards past 0. Avoid this by ensuring that  $0 \leq (\text{Nudge\_Trigger} + \text{Sample\_Nudge}) \leq 1279$ .



### 5.4.2 Auto Nudge

Two auto nudge modes are provided which assist the  $\mu\text{C}$  with the initial synchronisation of the slot and sample counters, and allow the CMX910 to subsequently keep the sample counter aligned without further intervention. This requires an accurate UTC1PPS signal to be applied to the CMX910:

*Auto nudge acquire* (Slot\_Sample\_Control b1-0 = 01). This mode can be used for initial counter synchronisation after a device reset or in the case where the slot and sample counters have become grossly misaligned for some reason. Auto nudge acquire should be enabled when the CMX910 has just received a UTC1PPS rising edge from an “even” UTC second, which means that the next UTC1PPS rising edge will be an “odd” second. The CMX910 will calculate the error in the sample counter latched in from the “even” UTC second and will apply the required correction to the sample counter at the next Nudge\_Trigger point. A Nudge\_Done interrupt is then generated, indicating that sample counter alignment has been achieved.

*Auto nudge track* (Slot\_Sample\_Control b1-0 = 10). In this mode, the CMX910 calculates the correction needed for the sample counter once per second (on the rising edge of UTC1PPS). “Odd” and “even” UTC seconds are treated differently: if  $320 \leq \text{Sample\_Count} < 960$  when the rising edge of UTC1PPS occurs, the CMX910 assumes it to be an “odd” UTC second and calculates a sample nudge value of  $(640 - \text{Sample\_Count})$ . Otherwise, the sample nudge value is calculated as  $(-1 \times \text{Sample\_Count})$ . This calculated value (or  $\pm\text{Max\_Auto\_Nudge}$ , whichever is smaller in magnitude) is then added to the sample counter at the next Nudge\_Trigger point. Note: if the  $\mu\text{C}$  writes a non-zero value to the Slot\_Nudge register when in auto nudge track mode, this will be added to the slot counter at the same time that the sample counter value is updated. The Slot\_Nudge register gets auto-cleared after being used which causes a Nudge\_Done interrupt, otherwise Nudge Done interrupts are not generated in auto nudge track mode.

The Max\_Auto\_Nudge register is used to limit the magnitude of the allowed nudge in order to avoid potential timing problems. The Max\_Auto\_Nudge register is ignored in manual nudge and auto nudge acquire mode.

The typical sequence of events that the  $\mu\text{C}$  must perform to achieve and retain slot and sample counter synchronisation (using auto nudge) is shown below:

- a) If the device has just come out of reset, initialise Nudge\_Trigger (see section 5.4.4) and Max\_Auto\_Nudge registers.
- b) Wait for an even UTC second to occur, then put the CMX910 into auto nudge acquire mode.
- c) Wait for a Nudge Done interrupt, then put the CMX910 into auto nudge track mode.
- d) Wait for the next UTC1PPS rising edge, then read the Slot\_Sample\_UTC1PPS register, and use this to determine the error in the slot counter (the sample counter should be correctly aligned at this point). Write the necessary correction to the Slot\_Nudge register.
- e) Wait for a Nudge Done interrupt. Both slot and sample counters will now be correctly aligned, and the  $\mu\text{C}$  can proceed with AIS Rx and Tx operations, as required. No further Nudge Done interrupts will be generated while in auto nudge track mode unless Slot\_Nudge is written to again.
- f) Continue monitoring the UTC time signal. If the CMX910 slot and sample counters become misaligned for any reason (for instance, when a UTC leap second occurs), the  $\mu\text{C}$  must perform another synchronisation sequence. If a direct UTC time signal becomes lost for any reason, then the  $\mu\text{C}$  must switch the CMX910 to manual nudge mode and maintain synchronisation to a UTC indirect source or an appropriate base station.

### 5.4.3 Sleep Mode

The Rx1 and Rx2 channels are individually configurable using bits in the receiver control registers Rx1\_Control and Rx2\_Control. When enabled for AIS reception, it is possible to reduce power consumption significantly by configuring the CMX910 to automatically turn off its internal receiver circuits

and negate the ENAB1 or ENAB2 pins during inactive slots. This will happen when sleep mode is enabled and a valid training sequence and start flag has not been detected at the beginning of a slot, i.e. there is no data to demodulate. The Rx1 and Rx2 circuits will automatically power up again at the end of an inactive slot, ready to search for another training sequence in the next slot. Note that when sleep mode is enabled, the Rx1 and Rx2 channels power down independently; it is possible for either, or both, channels to be powered down in any particular slot, depending on the activity in the channels.

The sleep mode feature is enabled by setting bit 2 of the Slot\_Sample\_Control register. The period within an inactive slot that the Rx circuits are to be disabled must be programmed by the  $\mu$ C into the Sleep\_Sample and Wakeup\_Sample registers: sleep mode starts within an inactive slot when the sample counter equals the value in the Sleep\_Sample register and finishes when the sample counter subsequently reaches the value in the Wakeup\_Sample register.

The value in the Sleep\_Sample register should be loaded with a sample number just beyond the latest point in a slot that the training sequence and start flag could occur. Account must be taken of the maximum remote transmitter timing error and distance delay, as well as the local receiver timing error and filter delays.

The value in the Wakeup\_Sample register can be chosen to be towards the end of the inactive slot, or shortly after the beginning of the next slot. When determining the value to write to Wakeup\_Sample, account must be taken of the maximum remote transmitter timing error, as well as the local receiver timing error and receive circuit start-up time.

#### 5.4.4 Selecting the Nudge\_Trigger Value

Whether the sample counter tracking is performed using manual nudge mode or auto nudge mode, the value written to the Nudge\_Trigger register needs to be chosen carefully to avoid confusing the transmit or receive event timing.

All transmission events are timed relative to a point before the start of the slot in which a message is to be transmitted. This point is defined by the sample value loaded into the Tx\_Start parameter in the Tx event sequence table (described in section 5.5.5). At this point the transmission is deemed to have started. All subsequent transmit events within the slot are timed relative to this Tx\_Start point. This means that once transmission starts, all subsequent events (e.g. PA ramping, start of modulation) occur with the correct relative timing until the whole slot has been transmitted, irrespective of any change to Sample\_Count. Therefore the only transmit problem that may occur is if a sample counter nudge causes the value in Sample\_Count to skip past the point defined by Tx\_Start, which would cause the event to be missed. This can be prevented by limiting the maximum allowed nudge value and ensuring that the Nudge\_Trigger is far enough away from Tx\_Start that Sample\_Count can never skip past the Tx\_Start event.

Similarly, all receive events are timed relative to the point that a start flag is detected after a valid training sequence, so once reception of a data packet begins, changes to Sample\_Count will not affect the received data. The  $\mu$ C should be aware, however, that any values reported in the Rx1\_Sample, Rx1\_Slot, Rx2\_Sample and Rx2\_Slot registers are the values that were in the slot and sample counters at the time that the Rx1 and Rx2 start flags were detected. To avoid confusion it is therefore advisable to ensure that Nudge\_Trigger is sufficiently far away from the likely position of a start flag.

Also, if the receive channels are configured to *sleep* during inactive slots (i.e. Slot\_Sample\_Control b2 = 1), the Nudge\_Trigger value must be far enough away from Sleep\_Sample and Wakeup\_Sample values that the Sample\_Count can never skip past these events (this would cause intermittent receive channel malfunction).

A further restriction is that the value added to the sample counter must not cause an overflow. This means that in manual nudge mode the  $\mu$ C should ensure that  $0 \leq (\text{Nudge\_Trigger} + \text{Sample\_Nudge}) \leq 1279$ . In auto nudge track mode, ensure that  $0 \leq (\text{Nudge\_Trigger} \pm \text{Max\_Auto\_Nudge}) \leq 1279$ .

### 5.5 Transmit Operation

The CMX910 is capable of transmitting AIS data in either raw mode or burst mode, and can also be configured for DSC transmission (FSK 1200 baud). AIS Carrier Sensing (CSTDMA) for Class B systems is supported, as is a mechanism to allow two or more messages to be chained into consecutive slots. A block diagram of the transmit data path is shown in Figure 6.

In AIS raw mode and DSC mode, data is passed directly from the Tx FIFO to the G(M)FSK/FSK modulator, so the  $\mu$ C will be responsible for sending any necessary training sequence and performing HDLC processing and NRZI coding for AIS, or other data coding for DSC. When configured in AIS burst mode, the CMX910 uses a secondary internal message buffer to assemble an entire message (up to 5 slot) to which it automatically adds the training sequence, start/stop flags, CRC, bit stuffing and NRZI coding prior to transmission. In either case, the  $\mu$ C must indicate how many data bits the message contains in the Tx\_Bits register, and in which slot to power up the external Tx circuits in the Tx\_Slot register. After setting up the appropriate registers, transmission is initiated by writing to a bit in the Tx\_Control register.




Figure 6 Transmit Channel

#### 5.5.1 Transmitter Registers

**Tx\_FIFO register: 8-bit write only (data-streaming). C-BUS Address \$20**  
 32 byte Tx channel FIFO, emptied on reset. Supports C-BUS data streaming.

Bit:	7	6	5	4	3	2	1	0
	Tx channel data byte							

**Tx\_FIFO\_Threshold register: 8-bit write only. C-BUS Address \$21**  
 All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	Reserved, set to 000			Tx FIFO threshold level				

The transmit FIFO threshold register is used to set the level at which a “FIFO nearly empty” warning is triggered. If the number of bytes in Tx\_FIFO is less than or equal to the value in bits 4-0 of threshold register then the FIFO Trigger flag (bit 7 of Tx\_Status) will be set to 1. This can also be used to generate an interrupt. Bits 7-5 of TX\_FIFO\_Threshold should be set to 0.

**Tx\_Status register: 16-bit read only.**  
 Register gets set to \$0080 on reset.

**C-BUS Address \$22**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Tx Over-flow	Tx Under-flow	Tx FIFO Fill Level						Tx FIFO Trigger	0	0	0	Tx State			

**Tx\_Status register b15: Tx Overflow**

This bit gets set high if the  $\mu$ C attempts to write to the Tx FIFO when it is already full, indicating that data has been lost. A Tx Overflow does not automatically cause the transmission to be aborted, this must be done separately by the the  $\mu$ C if necessary. The Tx Overflow bit gets cleared as soon as the Tx\_Status register has been read.

**Tx\_Status register b14: Tx Underflow**

This bit gets set high if the  $\mu$ C does not send data to the CMX910 quickly enough during transmission, causing a data famine in the Tx channel (this does not happen in AIS burst mode since an entire message must be conveyed to the CMX910 *before* transmission starts). A Tx Underflow does not automatically cause the transmission to be aborted, this must be done by the the  $\mu$ C. Failure to do this will result in erroneous data being transmitted. The Tx Underflow bit gets cleared as soon as it has been read.

Note: Tx\_Status b15 and b14 are ORed together for the purpose of generating an interrupt.

**Tx\_Status register b13-8: Tx FIFO Fill Level**

This shows how many bytes are in the Tx FIFO. The number will be in the range 0 to 32.

**Tx\_Status register b7: Tx FIFO Trigger**

This bit will be high if the Tx FIFO fill level is less than or equal to the Tx threshold level, i.e.  $Tx\_Status[13-8] \leq Tx\_FIFO\_Threshold[4-0]$ . This bit can generate an interrupt.

**Tx\_Status register b3-0: Tx State**

Indicates the current transmitter state. If a transmission has not been requested the Tx state will be *Idle*, otherwise the Tx State bits change to reflect the progress of the transmission. After a transmission has completed the Tx State bits will either indicate that the transmission was successful, or will indicate the nature of any problem encountered.

b3	b2	b1	b0	
0	0	0	0	Idle
0	0	0	1	Building message buffer (burst mode)
0	0	1	0	Message buffer ready (burst mode)
0	0	1	1	Tx pending
0	1	0	0	Tx in progress
0	1	0	1	Tx aborted – carrier sensed (CSTDMA)
0	1	1	0	Tx aborted – buffer not ready (burst mode)
0	1	1	1	Tx aborted – message too long (burst mode)
1	0	0	0	Chained message in progress

**Tx\_Slot register: 16-bit write only.****C-BUS Address \$23**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved, set to 0000				Slot number in which to begin a transmission sequence											

The TX\_Slot register must be loaded with the slot number in which a transmit sequence begins. Typically this will be one or two slots *before* the slot in which data is to be transmitted, allowing time for the external RF circuits to power up and stabilise. Further details about transmit timings are provided in section 5.5.5.

**Tx\_Bits register: 16-bit write only.****C-BUS Address \$24**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Number of bits to transmit															

In AIS burst mode, the Tx\_Bits register must be programmed with the total number of data bits in the message *excluding* all of the training sequence, start/end flags, CRC and bit stuffing bits added by the CMX910. In AIS burst mode the number loaded into Tx\_Bits should always be a multiple of 8 since the AIS specification requires that the data payload (prior to HDLC coding) be a whole number of bytes.

In AIS raw mode or DSC mode, the Tx\_Bits register must be programmed with the total number of data bits in the message *including* all of the training sequence, start/end flags, CRC and bit stuffing bits (AIS mode) or other data coding bits (DSC mode). This number will generally not be a multiple of 8, in which case the last byte sent by the  $\mu$ C through the Tx FIFO must be padded with trailing zeroes.

**Tx\_Control register: 16-bit write only.****C-BUS Address \$25**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved, set to 0000000							Tx Start	CS-TDMA enable	CS-TDMA chan	Tx Mode				Tx FIFO Clear	Tx State Reset

**Tx\_Control register b8: Tx Start**

Setting b8 = 1 causes a transmission to be triggered in the slot specified in the Tx\_Slot register. This bit will be automatically cleared as soon as the transmission is complete.

**Tx\_Control register b7: CSTDMA Enable**

Set b7 = 1 for Carrier Sensing TDMA operation, b7 = 0 for normal operation.

**Tx\_Control register b6: CSTDMA Channel Select**

Determines which receive channel is examined for presence of a carrier before the transmit operation starts. Set b6 = 1 to select CSTDMA operation on "Channel 2", or b6 = 0 for operation on "Channel 1".

**Tx\_Control register b5-2: Tx Mode**

b5	b4	b3	b2	
0	0	0	0	AIS raw mode, 25kHz channel
0	0	0	1	AIS raw mode, 12.5kHz channel
0	0	1	0	DSC mode
0	0	1	1	Reserved, do not use
0	1	0	0	AIS burst mode, 25kHz channel
0	1	0	1	AIS burst mode, 12.5kHz channel
0	1	1	0	Reserved, do not use
0	1	1	1	Reserved, do not use
1	0	0	0	AIS test mode, 25kHz channel (transmit data supplied by $\mu$ C)
1	0	0	1	AIS test mode, 12.5kHz channel (transmit data supplied by $\mu$ C)
1	0	1	0	DSC test mode (transmit data supplied by $\mu$ C)
1	0	1	1	Reserved, do not use
1	1	0	0	AIS test mode, 25kHz channel (internal PRBS transmitted)
1	1	0	1	AIS test mode, 12.5kHz channel (internal PRBS transmitted)
1	1	1	0	DSC test mode (internal PRBS transmitted)
1	1	1	1	Reserved, do not use

The Tx Mode bits select the modulation scheme and (AIS) channel spacing to use. The CMX910 automatically configures its internal modulators and channel filters for whichever transmit mode is selected:

- AIS (25kHz channel) = GMSK with a BT-product of 0.4 and a modulation index of 0.5.
- AIS (12.5kHz channel) = GFSK with a BT-product of 0.3 and a modulation index of 0.25.
- DSC = 1200 baud FSK, with frequency modulation of a 1700Hz sub-carrier and a pre-emphasis of 6dB/octave. The frequency shift is between 1300Hz (logic 1) and 2100 Hz (logic 0).

For both AIS and FSK operation, setting b5=1 puts the CMX910 into transmit test mode: this causes data to be transmitted immediately, without waiting for the next transmit trigger point as in normal transmit modes. Transmitted test data can be configured to come from the  $\mu$ C through the Tx FIFO, or from an internally generated pseudo-random bit sequence. No data coding or insertion of training sequences will be carried out, and the CMX910 will not attempt to perform RF control using the ENAB pins and DAC0 ramping; transmission will continue until transmit test mode is cleared by the  $\mu$ C. Note that when any test mode is enabled, it is essential that Tx\_Control b8 = 0.

**Tx\_Control register b1: Tx FIFO Clear**

Data written to this bit does not get stored; instead, writing a 1 to this bit generates a reset pulse which empties the Tx FIFO and resets the Tx FIFO fill level (Tx\_Status b13-8) to zero.

**Tx\_Control register b0: Tx State Reset**

Immediately after power up, the Tx channel must be initialised by writing a 1 to the Tx State Reset bit of Tx\_Control. Writing a 1 to the Tx State Reset bit can also be done at any other time in order to cause any pending or active transmission to be terminated – this causes the PA and transmit hardware to be switched off, any internal states related to Tx to be cleared and the internal message buffers (AIS burst mode) to be wiped. The Tx FIFO will not be cleared by writing a 1 to this bit, that can be done if necessary by writing a 1 to Tx\_Control bit 1. Note: when a 1 is written to this bit, a delay of at least 250  $\mu$ s is required for the CMX910 to reset the transmit channel before the Tx\_Control register is written to again.

**CSTDMA\_Threshold register: 16-bit write only. C-BUS Address \$26**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CSTDMA signal strength threshold															

The value in the CSTDMA\_threshold register is used when attempting a transmission with CSTDMA enabled. At the beginning of the slot in which data is to be transmitted, typically just before the PA is ramped up, the received signal strength in the selected CSTDMA channel (Rx1 or Rx2) is measured. If this exceeds the value in the CSTDMA\_threshold register, the transmission is aborted and a *TxDone* interrupt is generated. Otherwise, transmission proceeds normally. Note: the value written to the CSTDMA\_Threshold register must be between 0 and 32767 (\$7FFF).

The received signal strength is calculated by accumulating the I/Q vector magnitudes at each sample point (i.e. every 20.833µs) between the CSTDMA\_START and CSTDMA\_END points, as defined in the Tx Event Sequence table (see section 5.5.5). Before being added to the running total, each vector magnitude is multiplied by a fixed gain of 0.4117 and a user-programmable gain "CSTDMA\_gain" of between 0 and 1 (this is set up using a special command function, see section 5.12). In the case of overflow, the accumulated signal strength value saturates at 32767 (\$7FFF). The total accumulated signal strength value is given by:

$$CSTDMA\_signal\_strength = \sum_{n=CSTDMA\_START+1}^{CSTDMA\_END} \left( \sqrt{I_n^2 + Q_n^2} \times 0.4117 \times CSTDMA\_gain \right)$$

For the purpose of calculating the CSTDMA signal strength, the signed 16-bit I and Q vector values are taken directly from the output of the selected channel's Σ-Δ ADCs, prior to passing through the channel filters. With a DC voltage of ±1.7V (differential) applied to the input of the I or Q ADC, the corresponding I or Q ADC output will be approximately ±15000.

### 5.5.2 AIS Raw Mode Transmit

In AIS raw mode, transmit data is passed directly from the Tx FIFO to the G(M)FSK modulator. Apart from the Tx FIFO, no buffering is performed inside the CMX910. The  $\mu$ C must calculate the entire transmitted message including the training sequence, HDLC processing (start/stop flags, bit stuffing, and CRC insertion) and NRZI coding. Note: In AIS raw mode, data written to Tx\_FIFO is transmitted *most significant bit first*. The AIS message structure, however, requires each message byte to be output *least significant bit first*. The  $\mu$ C must therefore ensure that during the process of HDLC processing and NRZI coding that the resulting data bytes are correctly reversed.

The  $\mu$ C is expected to perform the following sequence of operations in order to transmit a data packet in raw mode:

- Initialise the transmitter timing registers as described in section 5.5.5. (This only needs to be done once after the device has come out of reset).
- Check that the Tx State flags in the Tx\_Status register indicate that the transmitter is in the *Idle* state and that the Tx FIFO does not contain data from an earlier aborted transmission. If necessary, the transmitter state machine can be reset and Tx\_FIFO can be cleared by writing 1 to Tx\_Control register b1-0.
- Write the total number of bits to be transmitted into the Tx\_Bits register (not necessarily a multiple of 8, because of bit stuffing).
- Write the timing reference slot number to Tx\_Slot (this will most likely be a one or two slots before the slot in which to transmit data, to allow time for the external Tx circuits to power up).
- Prime the Tx FIFO with at least one byte of transmit data, up to the entire message if it fits. Unused bits in the last byte should be padded with zeroes – note that data written to the Tx\_FIFO in AIS raw mode is transmitted most significant bit first.
- Request a transmission by writing to the Tx Start bit in the Tx\_Control register.
- Feed any remaining data bytes to the Tx FIFO as they are required, then wait for a Tx Done interrupt and check the transmitter state in the Tx\_Status register to determine if the transmission was successful.

The actions of the CMX910 are:

- If the Tx State is cleared by the  $\mu$ C, the external RF circuits are turned off if necessary (DAC0 ramped down and then ENAB0, 4 and 5 negated, assuming the CMX910 has control of these functions). The Tx State then becomes *Idle*.
- Upon receiving a Tx Start request, the CMX910 notes the Tx\_Slot and Tx\_Bits values and sets the Tx State to *Tx pending*.
- When the requested transmit point arrives, the Tx State changes to *Tx in progress* and the external transmit circuits are enabled according to how the transmit timing is configured.
- At the end of a transmitted message the PA ramps down. If the Tx\_FIFO is empty at this point the Tx State changes to *Idle*, a Tx Done interrupt is generated, and the external RF circuits get disabled. If the Tx\_FIFO is not empty, the CMX910 assumes a chained message is being sent; it notes the length of this new message (in Tx\_Bits), and leaves the external RF circuits enabled. The Tx State then changes to *Chained message*, then to *Tx in progress* when transmission of the new message begins in the following slot.

Note that if CSTDMA mode is active and a carrier is sensed in the selected channel at the beginning of the requested transmit slot, the transmission is aborted (Tx State changes to *Tx aborted, carrier sensed*) – this causes a Tx Done interrupt to be generated. Data in Tx\_FIFO is retained, so the  $\mu$ C can choose to issue a Tx State Reset and clear Tx\_FIFO, or reschedule the transmission in another slot.

In AIS raw mode, if data is fed to Tx\_FIFO too slowly then the Tx Underflow bit in the Tx\_Status register gets set high, or if more data is written than Tx\_FIFO can accommodate then the Tx Overflow bit gets set high. In either case, a Tx FIFO Error interrupt gets generated, but transmission continues. The response of the  $\mu$ C should be to reset the Tx State and clear Tx\_FIFO by setting Tx\_Control b0 and b1 high. This prevents erroneous data from being transmitted.






Figure 7 Tx (AIS raw mode) state transitions

### 5.5.3 AIS Burst Mode Transmit

In AIS burst mode, an entire message is transferred to the CMX910 prior to transmission. The CMX910 then processes the data by performing bit stuffing, NRZI encoding and addition of training sequence, start/stop flags and CRC checksum as required by AIS. The resulting bit stream is held in a secondary message buffer within the CMX910. This message processing must be complete before transmission is allowed to begin, so it is not possible to get a Tx underflow error in AIS burst mode. Note: in AIS burst mode, the data bytes are automatically transmitted *least significant bit first* as required by the AIS specification.

The  $\mu\text{C}$  is expected to perform the following sequence of operations in order to transmit an AIS data packet in burst mode:

- Initialise the transmitter timing registers as described in section 5.5.5. (This only needs to be done once after the device has come out of reset).
- Check that the Tx State flags in the Tx\_Status register indicate that the transmitter is in the *Idle* state and that Tx\_FIFO does not contain data from an earlier aborted transmission. If necessary, the transmitter state machine can be reset and Tx\_FIFO can be cleared by writing 1 to Tx\_Control register b1-0.
- Write the total number of data bits to be transmitted into the Tx\_Bits register. This should be the number of data bits in the packet *excluding* any bit stuffing bits, flags, CRC checksum or training sequence. The AIS specification requires this number to be a multiple of eight.
- Load the whole (up to 5 slot) message into the CMX910 through Tx\_FIFO.
- Write the timing reference slot number to Tx\_Slot (this will most likely be a one or two slots before the slot in which to transmit data, to allow time for the external Tx circuits to power up).
- Request a transmission by writing to the Tx\_Start bit in the Tx\_Control register.
- Wait for a Tx Done interrupt, then check the transmitter state in the Tx\_Status register to determine if the transmission was successful.

The actions of the CMX910 during a successful transmission will be:

- If a Tx State Reset is performed by the  $\mu$ C, the external RF circuits are turned off if necessary (DAC0 ramped down and ENAB0, 4, 5 negated, assuming the CMX910 has control of these functions). The Tx State bits in the Tx\_Status register then indicate *Idle*.
- As soon as data is written to the Tx\_FIFO, the CMX910 will begin assembling a packet for transmission in its internal message buffer. During this operation, the Tx State indicates *Building message buffer*.
- When the CMX910 has assembled a complete transmit packet (including training sequence and HDLC coding), if a Tx Start has already been issued the Tx State changes to *Tx pending*, otherwise the Tx State changes to *Message buffer ready* and waits for Tx Start to be issued before going to *Tx pending*.
- When the requested transmit point arrives, the Tx State changes to *Tx in progress* and the external transmit circuits are enabled according to how the transmit timing is configured.
- At the end of a transmitted message the PA ramps down. If the Tx\_FIFO is empty at this point the Tx State changes to *Idle*, a Tx Done interrupt is generated, and the external RF circuits get disabled. Otherwise the CMX910 assumes a chained message is being sent; it notes the length of this new message (in Tx\_Bits), leaves the external RF circuits enabled, and builds a new message (during which time Tx State first changes to *Chained message* for approximately 20 $\mu$ s then to *Building message buffer*, then to *Tx pending*). This message is transmitted in the following slot, during which time Tx State indicates *Tx in progress*.

A number of error conditions are checked for during AIS burst mode transmit, each of which causes transmission to be aborted and a Tx Done interrupt to be generated. The associated Tx States are:

1. *Tx aborted, message too long*: This happens if the internal message buffer is not big enough for the HDLC coded data (should not happen in normal operation, as the message buffer is big enough for a 5-slot message). This condition requires the  $\mu$ C to issue a Tx State Reset.
2. *Tx aborted, buffer not ready*: This happens if the requested Tx start point arrives before the message buffer is ready. The  $\mu$ C can then choose to issue a Tx State Reset or to carry on building the message and reschedule the transmission in another slot.
3. *Tx aborted, carrier sensed*: This happens if CSTDMA mode is active and a carrier is sensed in the selected channel at the beginning of the requested transmit slot. Data in the message buffer is retained, so that the  $\mu$ C can choose to issue a Tx State Reset or to reschedule the transmission in another slot.

It is not possible to get a Tx\_FIFO underflow in AIS burst mode, but writing too quickly could cause an overflow (this sets the Tx Overflow bit in the Tx\_Status register), causing a Tx FIFO Error interrupt to be generated. The contents of the message buffer will become corrupted by the overflow but the transmit operation will continue, so the  $\mu$ C should abort the transmission (i.e. reset the Tx State and clear Tx\_FIFO by setting Tx\_Control b0 and b1 high).

There is a possibility that the CMX910 will add enough stuffing bits to a message in AIS burst mode to cause the message to overrun into the next slot, although there is enough padding in the AIS slot structure to ensure that this occurrence is extremely rare. A minor slot overrun is not normally considered to be a problem in the AIS system, but if this happens when the CMX910 is attempting to chain a message in the next slot, it is possible that the CMX910 will miss the chained message start event. This will cause the chained message to be transmitted one slot too late. To enable the  $\mu$ C to recognise if this error condition is about to happen, the special command "read\_message\_length" (section 5.12) is provided that allows the  $\mu$ C to determine the total number of message bits that have been created in the CMX910's internal message buffer. When this special command is issued, the CMX910 waits until the message buffer is complete then generates a "Special Command Done" interrupt. The  $\mu$ C can then read the total number of message bits from the SPC\_Out0 register; which includes the training sequence, start/stop flags, CRC checksum and stuffing bits, as well as the actual message bits. The  $\mu$ C should also take into account the magnitude of any nudge that may be performed during the transmission to determine whether the message is too long to allow chaining to be attempted.




Figure 8 Tx (AIS burst mode) state transitions

#### 5.5.4 DSC Transmit

DSC transmission operates in a similar way to AIS raw mode: transmit data is passed directly from the Tx FIFO to the FSK modulator and filters. Apart from the Tx FIFO, no buffering is performed inside the CMX910. The  $\mu\text{C}$  must calculate the entire DSC transmit message including the dot pattern and phasing sequence, and all subsequent message and checksum words (both DX and RX characters). Note: In DSC mode, data written to Tx\_FIFO is transmitted *least significant bit first*.

The  $\mu\text{C}$  is expected to perform the following sequence of operations in order to transmit a DSC message:


- Initialise the transmitter timing registers as described in section 5.5.5. (This only needs to be done once after the device has come out of reset).
- Check that the Tx State flags in the Tx\_Status register indicate that the transmitter is in the *Idle* state and that the Tx FIFO does not contain data from an earlier aborted transmission. If necessary, the transmitter state machine can be reset and Tx\_FIFO can be cleared by writing 1 to Tx\_Control register b1-0.
- Write the total number of bits to be transmitted into the Tx\_Bits register.
- Write the timing reference slot number to Tx\_Slot (this will most likely be one or two slots before the slot in which to transmit data, to allow time for the external Tx circuits to power up).

- Prime the Tx FIFO with at least one byte of transmit data, up to the entire message if it fits. Unused bits in the last byte should be padded with zeroes – note that data written to the Tx\_FIFO in DSC mode is transmitted least significant bit first.
- Request a transmission by writing to the Tx Start bit in the Tx\_Control register.
- Feed any remaining data bytes to the Tx FIFO as they are required, then wait for a Tx Done interrupt and check the transmitter state in the Tx\_Status register to determine if the transmission was successful.

The actions of the CMX910 are:

- If the Tx State is cleared by the  $\mu\text{C}$ , the external RF circuits are turned off if necessary (DAC0 ramped down and then ENAB0, 4 and 5 negated, assuming the CMX910 has control of these functions). The Tx State then becomes *Idle*.
- Upon receiving a Tx Start request, the CMX910 notes the Tx\_Slot and Tx\_Bits values and sets the Tx State to *Tx pending*.
- When the requested transmit point arrives, the Tx State changes to *Tx in progress* and the external transmit circuits are enabled according to how the transmit timing is configured.
- At the end of a transmitted message the PA ramps down, the Tx State changes to *Idle*, a Tx Done interrupt is generated, and the external RF circuits get disabled.


In DSC mode, if data is fed to Tx\_FIFO too slowly then the Tx Underflow bit in the Tx\_Status register gets set high, or if more data is written than Tx\_FIFO can accommodate then the Tx Overflow bit gets set high. In either case, a Tx FIFO Error interrupt gets generated, but transmission continues. The response of the  $\mu\text{C}$  should be to reset the Tx State and clear Tx\_FIFO by setting Tx\_Control b0 and b1 high. This prevents erroneous data from being transmitted.



**Figure 9 Tx (DSC mode) state transitions**

### 5.5.5 Transmitter Timing Control

The CMX910 can be easily configured to control the timing of transmission events. This includes the enabling of external RF circuits (e.g. synthesisers and power amplifier), as well as the time at which internal data modulation begins. The flexibility of this timing control allows the CMX910 to be straightforwardly adapted to the characteristics of the RF transmit circuits, such as the power up time or synthesiser lock time. The control of the external RF transmit circuits is effected through three of the Device Enable Port digital output pins (ENAB0, 4, 5) along with the DAC0 ramping function.



**Figure 10 Typical AIS Transmission**

A typical AIS transmission is shown in Figure 10. The CMX910 starts timing transmit “power-up” actions relative to point A, which will typically be in a slot prior to the one in which transmission is to occur – this allows external RF transmit circuits time to power up and stabilise. At the end of a transmission, a sequence of “power-down” actions is performed. The CMX910 times these “power-down” actions relative to the last message bit having been modulated, shown as point B in Figure 10. In that way differences in message length due to bit stuffing, and multiple-slot messages, are automatically accommodated.

Point A in Figure 10 occurs in the slot defined in the C-BUS Tx\_Slot register. The absolute sample number at which point A occurs within the slot, along with the relative timings of all of the subsequent transmit events, are configured as a table of values that are communicated to the CMX910 using a Special Command Interface operation (section 5.12) – this operation must be performed before any transmissions are attempted. Typically, this will only need to be done once as part of an initialisation routine. All timings are measured in units of “sample times”, each of which lasts for one fifth of an AIS bit period ( $1/5 \times 1/9600 \cong 20.833\mu\text{s}$ ).

The transmit sequence consists of several different types of event. These are:

- Changes to the external hardware, done through the Tx device enable pins ENAB0, 4, 5 (typically used to turn the RF on/off, Tx on/off, and PA on/off) and the triggering of the DAC0 ramp up/down.
- Trigger for the start/end of the CSTDMA period (only has an effect if CSTDMA is enabled).
- Timing trigger for the start and end of the data modulation.
- A chained message start and end event to allow for AIS transmission in consecutive slots without a full switch off in-between.
- A dummy event in case any of the above are not required in the application.

The transmit event sequence is programmed as follows:

1. Apply special command “load\_tx\_sequence” (\$10). This readies the CMX910’s Tx event sequence table to accept data.
2. Write the Tx\_Start sample value into the SPC\_In0 register and the ENAB0-5 pin reset state into SPC\_In1, then apply special command “poke2\_inc” (\$08). This copies the data into the internal Tx event sequence table.
3. For the remaining fourteen transmit events, load the event number into SPC\_In0 and the delay (relative to the previous event) into SPC\_In1, and apply special command “poke2\_inc” (\$08). The

events must be loaded in chronological order, with a minimum delay of 1 sample period between consecutive events (maximum delay = 32767). All fourteen of these event slots must be filled; if certain transmit events are not required, they should be replaced with the DUMMY event.

4. Apply special command “setup\_tx\_sequence” (\$0F). This causes the CMX910 to process the table of Tx events and configure its internal transmit logic accordingly.

Note that when the start sample (Tx\_Start) is reached within Tx\_Slot, the CMX910 inserts a fixed delay of four samples – this is in *addition* to the delay specified for the first event in the sequence table. Also note that the last six events specified in the sequence table are timed from the end of the last message bit being fed to the internal modulator.

The transmit events and their code numbers are as follows:

RF_ON	1	Pin ENAB0 is asserted.
TX_ON	2	Pin ENAB4 is asserted.
PA_ON	3	Pin ENAB5 is asserted.
DAC0_RAMPUP	4	DAC0 begins ramping up (used for PA ramp up control).
CSTDMA_START	5	Defines the start of the CSTDMA sensing window.
CSTDMA_END	6	Defines the end of the CSTDMA sensing window.
MODULATE_START	7	Data modulation begins. (Tx data fed to internal filters).
MODULATE_END	8	Data modulation ends; reference for power down events.
DAC0_RAMPDOWN	9	DAC0 begins ramping down.
PA_OFF	10	Pin ENAB5 is negated.
TX_OFF	11	Pin ENAB4 is negated.
RF_OFF	12	Pin ENAB0 is negated.
DUMMY	13	No action.
CHAINED_MESSAGE_START	14	The start of the sub-sequence repeated for chained messages.
CHAINED_MESSAGE_END	15	The end of the sub-sequence repeated for chained messages.

For the duration that ENAB5 is asserted (i.e. between the PA\_ON and PA\_OFF events) the CMX910 turns off the three Rx control lines (ENAB1-3), and disables its internal Rx1/Rx2 circuits. It is intended that during this period the external Tx/Rx switch for the antenna switches to select Tx.

When calculating the MODULATE\_START timing value, the delay through the CMX910’s internal transmit filters and any external components must be taken into account to ensure that data bits appear on-air at the correct time (the filter delays are specified in section 7). The MODULATE\_END event has an in-built delay of 46 sample times to allow the last bit to make its way out of the transmit filter. Allowance must be made for this built-in delay, as well as for the delay through any external components, when calculating the timing of the transmit power down events.

Because all actions subsequent to Tx\_Start effectively use *relative* timings, they will not be disturbed by any sample counter “nudge” that may occur during transmission. It is important, however, to ensure that any “nudge” that occurs does not cause the sample counter to skip past the Tx\_Start point, which would cause the transmission to be missed.

A working example of how to set up a transmit event sequence is shown in Table 2 (the order of events and delay timings shown are for illustrative purposes only):

Parameter	SPC_In0	SPC_In1	Explanation
Tx_Start sample value and ENAB0-5 pin reset state	500	0	The transmit sequence starts at sample number 500 in a slot. The ENAB0-5 pins will be set to 0 on a reset or a command to start the Tx sequence, i.e. they are all active high.
TX_ON	2	5	After the initial 4 sample delay, insert another 5 sample delay then assert the TX control line (ENAB4).
RF_ON	1	790	Insert 790 sample delay then assert the RF control line (ENAB0).
CSTDMA_START <sup>1,3</sup>	5	20	Insert 20 sample delay then start monitoring the chosen Rx input for a signal which will cause an abort (if CSTDMA enabled).
CSTDMA_END <sup>1,3</sup>	6	32	Insert 32 sample delay then stop CSTDMA monitoring.
PA_ON	3	15	Insert 15 sample delay then assert the PA control line (ENAB5). At this point, the three Rx control lines (ENAB1-3) are negated.
CHAINED_MESSAGE_START <sup>1,2</sup>	14	1	Insert 1 sample delay then place a marker for the point at which the sequence will restart if a consecutive Tx message is needed.
DAC0_RAMPUP	4	6	Insert 6 sample delay then initiate the DAC0 ramp-up (for AIS, the transmitted signal will be carrier only at this point)
MODULATE_START <sup>1,2</sup>	7	8	Insert 8 sample delay then start feeding data to the transmit modulator and filters.
<i>At this point during a transmission the CMX910 feeds the entire message to the transmit modulator bit-by-bit. All subsequent transmit events are timed relative to the end of the last message bit, indicated by the MODULATE_END event.</i>			
DAC0_RAMPDOWN <sup>4</sup>	9	1	Insert 1 sample delay then initiate the DAC0 ramp-down.
MODULATE_END <sup>1,2</sup>	8	10	Insert 10 sample delay then define the "end-of-modulation" point ("B" in Figure 10). Between MODULATE_START and MODULATE_END there are (message bits × 5) + 46 samples for AIS, or (message bits × 40) + 46 samples for FSK.
CHAINED_MESSAGE_END <sup>1,2</sup>	15	30	Insert 30 sample delay. If more data is present in Tx_FIFO, chain a second (or third...) message on.
PA_OFF	10	6	Insert 6 sample delay then negate the PA control line. At the same time, the three Rx control lines (ENAB1-3) are reasserted.
TX_OFF	11	7	Insert 7 sample delay then negate the TX control line.
RF_OFF	12	8	Insert 8 sample delay then negate the RF control line.

## Notes:

1. It is essential that the CSTDMA, CHAINED\_MESSAGE and MODULATE START events precede their associated END events, otherwise undesirable results will be obtained.
2. MODULATE\_START must come after CHAINED\_MESSAGE\_START and MODULATE\_END must come before CHAINED\_MESSAGE\_END for consecutive messages to work. MODULATE\_START and CHAINED\_MESSAGE\_START must appear in the first group of eight timed events, MODULATE\_END and CHAINED\_MESSAGE\_END must appear in the final group of six.
3. It is intended that CSTDMA only operates in the period prior to the actual on-air transmission of the first in a sequence of chained messages. Both CSTDMA\_START and CSTDMA\_END should come before PA\_ON and DAC0\_RAMPUP, otherwise CSTDMA will not operate correctly. Also, the delay between CSTDMA\_START and CSTDMA\_END must be  $\geq 7$ .
4. In this example DAC0\_RAMPDOWN is specified before MODULATE\_END in the last group of six events, so the DAC0 ramp-down begins prior to the MODULATE\_END point – with the values shown, the DAC0 ramp-down starts 10 samples before MODULATE\_END.

**Table 2 Example Tx Event Sequence Setup**

### 5.6 Receive Operation

The CMX910 has two main receive channels (Rx1 and Rx2) which are capable of receiving AIS data in either *raw* mode or *burst* mode, and either of which may be configured for DSC reception (FSK 1200 baud). Alternatively, an external FSK demodulator may be interfaced to the CMX910, allowing simultaneous reception of two AIS channels and one DSC channel. The Rx1 and Rx2 channels can be configured and operated independently.




Figure 11 Receive Channel



### 5.6.1 Receiver Registers

**Rx1\_FIFO register: 8-bit read only (data-streaming). C-BUS Address \$30**

**Rx2\_FIFO register: 8-bit read only (data-streaming). C-BUS Address \$40**

**FSK\_FIFO register: 8-bit read only (data-streaming). C-BUS Address \$50**

Independent 32 byte receive channel FIFOs, emptied on reset. Support C-BUS data streaming.

Bit:	7	6	5	4	3	2	1	0
\$30:	Rx1 channel data byte							
\$40:	Rx2 channel data byte							
\$50:	FSK channel data byte							

Rx1\_FIFO and Rx2\_FIFO are used to transfer AIS data to the  $\mu$ C from the Rx1 and Rx2 channels respectively. FSK\_FIFO is used to transfer FSK data to the  $\mu$ C from whichever channel is enabled for DSC reception (either the Rx1 channel, Rx2 channel or the external FSK interface).

**Rx1\_FIFO\_Threshold register: 8-bit write only. C-BUS Address \$31**

**Rx2\_FIFO\_Threshold register: 8-bit write only. C-BUS Address \$41**

**FSK\_FIFO\_Threshold register: 8-bit write only. C-BUS Address \$51**

All registers set to \$1F on reset.

Bit:	7	6	5	4	3	2	1	0
\$31:	Reserved, set to 000			Rx1 FIFO threshold level				
\$41:	Reserved, set to 000			Rx2 FIFO threshold level				
\$51:	Reserved, set to 000			FSK FIFO threshold level				

The receive FIFO threshold registers are used to set the level at which a “FIFO nearly full” warning is triggered for each of the three receive channel FIFOs. If the number of bytes in a FIFO is greater than the value in bits 4-0 of the associated threshold register then the FIFO Trigger flag (bit 7 of the associated status register) will be set high. These flags can also be used to generate interrupts. Bits 7-5 of the threshold registers should be set to 0.

**Rx1\_Status register: 16-bit read only. C-BUS Address \$32**

**Rx2\_Status register: 16-bit read only. C-BUS Address \$42**

**FSK\_Status register: 16-bit read only. C-BUS Address \$52**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
\$32:	Rx1 Over-flow	Rx1 Under-flow	Rx1 FIFO Fill Level						Rx1 FIFO Trigger	0	0	0	0	Rx1 State			
\$42:	Rx2 Over-flow	Rx2 Under-flow	Rx2 FIFO Fill Level						Rx2 FIFO Trigger	0	0	0	0	Rx2 State			
\$52:	FSK Over-flow	FSK Under-flow	FSK FIFO Fill Level						FSK FIFO Trigger	0	0	0	0	0	0	0	

#### Rx1/Rx2/FSK\_Status register b15: Overflow

These bits get set high if the  $\mu$ C does not read the associated FIFO quickly enough and allows it to overflow, causing received data to be lost. Each overflow bit gets cleared as soon as the associated status register is read.

**Rx1/Rx2/FSK\_Status register b14: Underflow**

These bits get set high if the  $\mu$ C attempts to read from the associated FIFO when it is already empty. The Rx1/Rx2/FSK underflow bits get cleared as soon as the associated status register is read.

Note: Each receive channel status register has b15 and b14 ORed together for the purpose of generating an interrupt.

**Rx1/Rx2/FSK\_Status register b13-8: FIFO Fill Level**

This shows how many bytes are in the associated FIFO. The number will be in the range 0 to 32.

**Rx1/Rx2/FSK\_Status register b7: FIFO Trigger**

These bits will be high if the associated FIFO fill level is greater than the threshold level, i.e. These bits can generate an interrupt.

- Rx1 FIFO Trigger is set high if (Rx1\_Status[13-8] > Rx1\_FIFO\_Threshold[4-0])
- Rx2 FIFO Trigger is set high if (Rx2\_Status[13-8] > Rx2\_FIFO\_Threshold[4-0])
- FSK FIFO Trigger is set high if (FSK\_Status[13-8] > FSK\_FIFO\_Threshold[4-0])

**Rx1/Rx2\_Status register b2-0: AIS State**

Indicates the current state of the Rx1 and Rx2 channel (AIS only).

b2	b1	b0	
0	0	0	Idle
0	0	1	Receiving
0	1	0	Error: Message too long or missing end flag (burst mode)
0	1	1	Error: CRC mismatch (burst mode)
1	0	0	Error: New frame header found but both message buffers full (burst mode)
1	0	1	Error: End flag not on byte boundary (burst mode)

**Rx1\_Slot register: 16-bit read only.**

**C-BUS Address \$33**

**Rx2\_Slot register: 16-bit read only.**

**C-BUS Address \$43**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$33:	Slot number in which a valid training sequence + start flag was detected in channel Rx1															
\$43:	Slot number in which a valid training sequence + start flag was detected in channel Rx2															

**Rx1\_Sample register: 16-bit read only.**

**C-BUS Address \$34**

**Rx2\_Sample register: 16-bit read only.**

**C-BUS Address \$44**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$34:	Sample number in which a valid training sequence + start flag was detected in channel Rx1															
\$44:	Sample number in which a valid training sequence + start flag was detected in channel Rx2															

When receiving an AIS message on the Rx1 channel, the CMX910 writes the time at which the last bit of the start flag is detected into the Rx1\_Slot and Rx1\_Sample registers (this is only done if a the start flag is preceded by a valid training sequence). The Rx2\_Slot and Rx2\_Sample registers perform the same function for the Rx2 channel. Note: the delay through the CMX910's internal filters mean that the reported Slot/Sample number will be approximately 52 sample periods (10.4 bit periods) later than the arrival time of the last bit of the start flag at the device pins.

**Rx1\_Bytes register: 16-bit read only.**  
**Rx2\_Bytes register: 16-bit read only.**  
 All bits cleared to 0 on reset.

**C-BUS Address \$35**  
**C-BUS Address \$45**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$35:	Number of message bytes received in channel Rx1 (AIS burst mode only)															
\$45:	Number of message bytes received in channel Rx2 (AIS burst mode only)															

Registers Rx1\_Bytes and Rx2\_Bytes are only used in AIS burst mode and indicate the number of message bytes that are available for the µC to read out.

**Rx1\_Control register: 8-bit write only.**  
**Rx2\_Control register: 8-bit write only.**  
 All bits cleared to 0 on reset.

**C-BUS Address \$36**  
**C-BUS Address \$46**

Bit:	7	6	5	4	3	2	1	0
\$36:	Rsvd, set to 0	Rx1 DC offset correction	Rx1/2 Burst Enab	Rx1 mode	Rx1 FIFO Clear	Rx1 State Reset		
\$46:	Rsvd, set to 0	Rx2 DC offset correction	Rsvd, set to 0	Rx2 mode	Rx2 FIFO Clear	Rx2 State Reset		

**Rx1/Rx2\_Control register b6-5: DC offset correction**

These bits are used to independently configure the I/Q DC offset correction mode for the Rx1 and Rx2 channels.

b6	b5	
0	0	I/Q DC offset correction: Reset and hold
0	1	I/Q DC offset correction: Hold
1	0	I/Q DC offset correction: Run slowly
1	1	I/Q DC offset correction: Run quickly

**Rx1\_Control register b4: Rx1 and Rx2 Burst Mode Enable**

Bit 4 of the Rx1\_Control register is used to select between burst and raw mode operation for *both* the Rx1 and Rx2 channel (AIS only): b4 = 1 for burst mode, b4 = 0 for raw mode.

**Rx1/Rx2\_Control register b3-2: Rx1 and Rx2 Mode**

These bits are used to independently configure the modulation type for the Rx1 and Rx2 channels.

b3	b2	
0	0	AIS, 25kHz channel
0	1	AIS, 12.5kHz channel
1	0	DSC
1	1	Reserved, do not use

**Rx1/Rx2\_Control register b1: FIFO Clear**

Data written to these bits do not get stored; instead, writing a 1 to either of these bits generates a reset pulse which clears the Rx1 or Rx2 FIFO and resets the FIFO fill level (Rx1\_Status or Rx2\_Status b13-8) to zero.

**Rx1/Rx2\_Control register b0: Rx State Reset**

Immediately after power up, the Rx1 and Rx2 channels must be initialised by writing a 1 to bit 0 (Rx State Reset) of the Rx1\_Control or Rx2\_Control registers. Writing a 1 to the Rx State Reset bits can also be done at any other time in order to immediately terminate an active reception in that channel and to cause the Rx state (AIS raw or burst mode) to revert to "Idle". Any internal states related to receive will be cleared and the internal message buffers (AIS burst mode) will be wiped. The receive FIFOs are not cleared by writing a 1 to the Rx State Reset bits, that can be done if necessary by writing a 1 to Rx1\_Control bit 1 or Rx2\_Control bit 1 (AIS raw/burst mode) or FSK\_Control bit 1 (DSC mode). Note: after a 1 is written to bit 0 of the Rx1\_Control (or Rx2\_Control), it will take up to 250µs before that channel is reset properly and data stops being written to the associated FIFO (Rx1\_FIFO, Rx2\_FIFO, or FSK\_FIFO). Only after that time should the FIFO be cleared or the Rx1\_Control (or Rx2\_Control) register be written to again.

**Rx1\_FreqErr register: 16-bit read only.****C-BUS Address \$37****Rx2\_FreqErr register: 16-bit read only.****C-BUS Address \$47**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$37:	Rx1 channel frequency error (Hz)															
\$47:	Rx2 channel frequency error (Hz)															

Registers Rx1\_FreqErr and Rx2\_FreqErr are only valid for AIS burst mode reception, and indicate the frequency error of the received carrier (relative to the local oscillator) in units of Hertz. The values are calculated from the received training sequence and start flag and are reported in 2's complement format.

**Rx1\_RSSI register: 16-bit read only.****C-BUS Address \$38****Rx2\_RSSI register: 16-bit read only.****C-BUS Address \$48**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$38:	Rx1 channel RSSI															
\$48:	Rx2 channel RSSI															

Registers Rx1\_RSSI and Rx2\_RSSI are valid for AIS burst and raw mode reception, and indicate the signal strength of the received carrier. The RSSI values are calculated over a specified window within each slot, as set up by the "rssi\_window" special command function (see section 5.12).

The RSSI values are calculated by accumulating the I/Q vector magnitudes from the associated channel filter outputs at each sample point (i.e. every 20.833µs) over the specified window. Before being added to the running total, each vector magnitude is multiplied by a fixed gain of 0.4117 and a user-programmable gain "RSSI\_gain" of between 0 and 1 (this is also set up using a special command function). In the case of overflow, the accumulated RSSI value saturates at 32767 (\$7FFF). The total accumulated signal strength value is given by:

$$RSSI = \sum_{n=RSSI\_start}^{RSSI\_start+length-2} \left( \sqrt{I_n^2 + Q_n^2} \times 0.4117 \times RSSI\_gain \right)$$

With a DC voltage of ±1.7V (differential) applied to the input of the I or Q ADC, the corresponding I or Q channel filter output will be approximately ±30000.

**Rx1\_RSSI register: 8-bit read only.**

**C-BUS Address \$38**

**Rx2\_RSSI register: 8-bit read only.**

**C-BUS Address \$48**

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
\$38:	Rx1 channel RSSI							
\$48:	Rx2 channel RSSI							

Registers Rx1\_RSSI and Rx2\_RSSI are only valid for AIS burst mode reception, and indicate the signal strength of the received carrier in units of dB (an I/Q vector magnitude of 0.5V at the device pins will give an RSSI value of approximately 112). The values are calculated from the received training sequence and start flag.

**FSK\_Control register: 8-bit write only.**

**C-BUS Address \$53**

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	Reserved, set to 000000						FSK FIFO Clear	En FSK I/F

#### **FSK\_Control register b1: FSK FIFO Clear**

Data written to this bit does not get stored; instead, writing a 1 to this bit generates a reset pulse which clears the FSK FIFO and resets the FSK FIFO fill level (FSK\_Status b13-8) to zero.

#### **FSK\_Control register b0: Enable FSK Interface**

Setting b0 = 1 enables the external FSK interface circuit, allowing serial data from the FSK\_RXD pin to be packed into bytes and transferred to the  $\mu$ C via the FSK\_FIFO (subject to the FSK\_DET and FSK\_MUTE pins being in the correct state). If b0 = 0, data will instead be loaded into the FSK\_FIFO from whichever, if either, of the main Rx1 or Rx2 receive channels is configured for DSC reception.

### **5.6.2 AIS Raw Mode Receive**

The operation of receive channel Rx1 in AIS raw mode is described below (the operation of receive channel Rx2 in AIS raw mode is essentially identical to that of Rx1, but is controlled through its own individual C-BUS registers).

In AIS raw mode the CMX910 searches the Rx1 channel for a header (training + start flag sequence) to detect the start of a message, then transfers the received data (starting with the three training bytes and the start flag, then all subsequent demodulated bytes) directly to Rx1\_FIFO as soon as available. This byte stream continues even after the end of a message and in the absence of a received signal (the data will then be indeterminate), but will cease while the Rx1 channel is *sleeping* (section 5.4.3). Resynchronisation of the Rx1 data stream occurs each time the CMX910 detects a valid training sequence and start flag on the channel (at which point the Rx1\_Slot and Rx1\_Sample registers are updated) but no other indication is given that valid messages are being received; it is the responsibility of the  $\mu$ C to detect the training and start flag bytes in the received data stream, and to perform all HDLC/NRZI decoding, CRC checking and end flag detection.

Bit ordering of the received bytes in AIS raw mode is the same as in Tx AIS raw mode, i.e. the received bits are packed into bytes *most significant bit first*. As the AIS message structure requires message bytes to be transmitted least significant bit first, the  $\mu$ C must ensure that during the process of HDLC/NRZI decoding that the resulting data bytes are correctly reversed. Depending on the configuration of the remote transmitter, one of four different types of NRZI encoded training bytes may be received – this

situation arises because the AIS specification allows a transmitter's NRZI encoder to start in either of its two quiescent states, and the pre-NRZI encoded training bytes can also be one of two different types (\$55 or \$AA). Therefore, for any particular message, the three received training bytes in AIS raw mode will all be either \$33, \$66, \$99 or \$CC, although the first few bits may be corrupted depending on the power-up characteristics of the remote transmitter and local receiver circuits.

In AIS raw mode, whenever an Rx1 state reset is performed (by setting Rx1\_Control b0 = 1) the channel state (Rx1\_Status b2-0) becomes *Idle*. This changes to *Receiving* when the first valid training sequence and start flag have been detected, where it remains until another Rx1 state reset occurs.

### 5.6.3 AIS Burst Mode Receive

The operation of receive channel Rx1 in AIS burst mode is described below (the operation of receive channel Rx2 in AIS burst mode is essentially identical to that of Rx1).

In AIS burst mode the Rx1 channel state (Rx1\_Status b2-0) changes to *Receiving* when a valid training sequence and start flag are detected. The CMX910 then performs NRZI decoding and bit destuffing on the received data stream, and calculates the CRC checksum. At the end of the message the receive channel state changes from *Receiving* to either *Idle* or one of four error states (below). At the same time, an "Rx1 State Alert" interrupt is flagged.

The four error conditions that the CMX910 can detect in a received message (in burst mode) are:

1. *Message too long or missing end flag*. This indicates that the received message, after bit destuffing, is too long to fit into an internal 172 byte message buffer. This condition could be caused by a missing or corrupted end flag.
2. *CRC mismatch*. This indicates that the received frame checksum does not match that calculated by the CMX910, most probably as the result of one or more message bits being corrupted.
3. *New frame header found but both message buffers full*. This happens if both internal message buffers are in use when another message arrives. This is caused by a failure of the  $\mu$ C to read the received messages out quickly enough.
4. *End flag not on byte boundary*. This indicates that the received message, after bit destuffing, is not a multiple of 8 bits. Assuming that the message was transmitted correctly, the most probable cause of this error is an end flag being missed due to noise, and a subsequent message's start flag being misidentified as the expected end flag.

If one of these four error conditions is detected in a received message the CMX910 discards the message data and, after flagging the "Rx1 State Alert" interrupt, continues searching for the next training sequence and start flag.

If a message with no error is found the Rx1 channel state changes from *Receiving* to *Idle* (causing an "Rx1 State Alert" interrupt); the decoded message, comprising the three training sequence bytes, start flag, message payload, end flag and CRC bytes, is then copied to one of the CMX910's internal message buffers. When its turn comes around to be read out, an "Rx1 Burst Available" interrupt is generated. At this point the CMX910 updates the registers Rx1\_Slot, Rx1\_Sample, Rx1\_Bytes, Rx1\_FreqErr and Rx1\_RSSI with the values calculated for that message, then begins transferring the data from the internal message buffer to Rx1\_FIFO. Note: a new message will only generate an "Rx1 Burst Available" interrupt when any previous message has been read out from Rx1\_FIFO in its entirety.

For any particular message, the three received (NRZI-decoded) training bytes in AIS burst mode will all be either \$55 or \$AA depending on the configuration of the remote transmitter, although the first few bits may be corrupted depending on the power-up characteristics of the remote transmitter and local receiver circuits.

#### 5.6.4 DSC Receive (Main Channel)

Either the Rx1 or Rx2 channel can be configured for DSC reception. The CMX910 first applies 6dB/octave de-emphasis to the received signal, then demodulates the resulting 1200 baud NRZ FSK data. Only one of the channels at a time must be configured for DSC reception. The received data is packed into 8-bit bytes for forward transmission to the  $\mu$ C. The CMX910 makes no attempt to align data bits within the bytes or perform dot pattern or data phasing detection, those functions must be performed by the host  $\mu$ C. No attempt is made to correctly align data, it is simply packed into bytes (least significant bit first) as it arrives.

Note: when the Rx1 or Rx2 channel is configured for DSC operation, the received data is forwarded to the  $\mu$ C through FSK\_FIFO, *not* Rx1\_FIFO or Rx2\_FIFO. This prevents the DSC reception from corrupting any AIS data that may still be present in Rx1\_FIFO or Rx2\_FIFO.

#### 5.6.5 DSC Receive (External FSK Interface)

The CMX910's external FSK interface retimes asynchronous NRZ FSK data from an external 1200 baud demodulator such as the FX604, and is intended for use as a third parallel receive channel for DSC reception in the case that both of the main receive channels are assigned to AIS operation. The data from the external FSK demodulator is applied to the FSK\_RXD pin and gets packed into 8-bit bytes (least significant bit first) before being loaded into FSK\_FIFO for forward transmission to the  $\mu$ C. The CMX910's FSK interface circuit does not align data bits within the bytes or perform dot pattern or data phasing detection, those functions must be performed by the host  $\mu$ C.

Two further input pins are provided to prevent data from being decoded in the absence of a valid FSK signal: the FSK\_MUTE input is intended for connection to the DSC radio sub-system, and should go high to indicate no received signal; the FSK\_DET input is intended for connection to the FSK demodulator and indicates that valid FSK data is being received. Data will only be written to the FSK FIFO if FSK\_MUTE = 0 and FSK\_DET = 1.

The CMX910 samples data on the FSK\_RXD pin half a bit period after each transition (i.e. in the middle of a received bit), and every bit period thereafter until another transition occurs. A transition on the FSK\_RXD pin should occur at least once in every ten bit periods in order to maintain reliable synchronisation with the incoming bit stream. The CMX910's data retiming circuit can tolerate an error of 1.5% in the input data baud rate.

### 5.7 Auxiliary A-to-D Converter

A 10-bit ADC is provided to assist in a variety of measurement and control functions. The ADC includes an internal sample-and-hold circuit and is designed to produce a digital output proportional to the analogue supply ( $AV_{DD}$ ), full scale being the positive supply. An input multiplexer allows the input to be selected from one of five sources. Three of these inputs (ADCs 2, 1 and 0) are provided with an uncommitted op-amp, each of which can be disabled if required. There are five ADC data output registers (ADC4-0), one for each ADC channel. Control and digital data output is via the C-BUS.

The auxiliary ADC can be operated in either single-shot mode, where the  $\mu C$  can initiate a single conversion of each enabled ADC channel, or in auto convert mode, where the enabled ADC channels are converted in a continuous loop. By default, the time taken to convert *each* ADC channel is  $(529 \div 48)\mu s \approx 11.021\mu s$ . In addition to this, at the beginning of a single-shot conversion or when auto convert mode is first enabled, two dummy conversion cycles ( $\approx 22.042\mu s$ ) are performed before any actual conversion begins, allowing time for the ADC's internal bias circuits to power up and settle. The conversion rate can be altered using one of the CMX910's Special Commands (section 5.12).

The ADC and its sample-and-hold automatically power down when not in use. The three uncommitted op-amps are only powered down when they are disabled, using bits in register ADC\_Control2.




Figure 12 Auxiliary ADC

**ADC0 data register: 16-bit read only.**  
**ADC1 data register: 16-bit read only.**  
**ADC2 data register: 16-bit read only.**  
**ADC3 data register: 16-bit read only.**  
**ADC4 data register: 16-bit read only.**  
 All bits cleared to 0 on reset.

**C-BUS Address \$60**  
**C-BUS Address \$61**  
**C-BUS Address \$62**  
**C-BUS Address \$63**  
**C-BUS Address \$64**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$60:	0	0	0	0	0	0	ADC0 data									
\$61:	0	0	0	0	0	0	ADC1 data									
\$62:	0	0	0	0	0	0	ADC2 data									
\$63:	0	0	0	0	0	0	ADC3 data									
\$64:	0	0	0	0	0	0	ADC4 data									



**ADC\_Control1 register: 8-bit write only.****C-BUS Address \$65**

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	Reserved, set to 00	Auto Conv.	En ADC4	En ADC3	En ADC2	En ADC1	En ADC0	En ADC0

**ADC\_Control1 register b5: ADC Auto Convert**

Setting b5 = 1 causes the ADC to continuously convert the enabled channels in ascending order. While in auto convert mode, the channel enable bits (ADC\_Control1 b4-0) can be changed at any time, and will update the ADC conversion scheduler immediately. Auto convert is terminated by setting b5 = 0.

**ADC\_Control1 register b4-0: Enable ADC4-0**

Writing a 1 to these bits selects the corresponding ADC channels for conversion.

**ADC\_Control2 register: 8-bit write only.****C-BUS Address \$66**

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	Reserved, set to 00000					En Op Amp2	En Op Amp1	En Op Amp0

**ADC\_Control2 register b2-0: Enable Op Amp 2-0**

The three uncommitted op-amps are independently controllable using these bits: setting a bit to 1 enables the uncommitted op-amp in the corresponding ADC channel; setting the bit to 0 powers down the corresponding op-amp and puts its output into a high impedance state. When an op-amp is powered down, its "output" pin (AUXADC2FB, AUXADC1FB, and AUXADC0FB) may be used as an input to the ADC.

**ADC\_Status register: 8-bit read only.****C-BUS Address \$67**

Reset state is \$01.

Bit:	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	ADC Ready

**ADC\_Status register b0: ADC Ready**

This bit goes low when a single-shot conversion is started using the ADC\_Convert command, and remains low until conversions on all enabled ADC channels have completed. This bit can be polled by the  $\mu$ C to find out when the conversion sequence has completed; it is also connected to the interrupt generator block. This bit does *not* go low when auto convert mode is enabled, or if an ADC\_Convert command is issued while auto convert mode is enabled.

**ADC\_Convert command (no data)****C-BUS Address \$68**

Issuing this C-BUS command causes a single-shot conversion to be initiated in which a single conversion is done on each of the enabled ADC channels in ascending order. This command is ignored if it is issued while the ADC is in auto convert mode.

## 5.8 Auxiliary D-to-A Converters

The CMX910 is provided with five general purpose 10-bit digital-to-analogue converters (DAC0–4) to assist in a variety of control functions. These DACs are independent of each other, and can be individually enabled or powered down. The DACs are designed to provide an output as a proportion of the analogue supply voltage, depending on the DAC's data register setting: a value of 0 drives that DAC's output to  $AV_{SS}$ ; a value of 1023 ( $3FF_{16}$ ) drives the output to  $AV_{DD}$ .

DAC0 has an additional *ramp mode* feature. With this mode enabled, the contents of an internal 64 word  $\times$  10 bit DAC RAM can be transferred in ascending order to the DAC0 data register (a *ramp-up* sequence), or in descending order (a *ramp-down* sequence). The rate at which the DAC RAM contents are copied to DAC0 can be programmed through the C-BUS register DAC0\_Timestep. The DAC0 ramp-up and ramp-down facility is particularly useful for controlling the profile of the transmitter power at the beginning and end of a transmit slot, in order to minimise adjacent-channel splatter. The DAC0 ramp-up and ramp-down can be initiated automatically by the CMX910 as part of its transmit event sequencer, or can be configured through the DAC\_Control register to operate via the CBUS commands DAC0\_Rampup and DAC0\_Rampdown.

The default contents of the DAC RAM can be changed by first putting DAC0 into *DAC RAM load mode*. This resets the internal DAC RAM address pointer to 0. The RAM contents can then be modified by repeatedly writing to C-BUS location DAC\_RAM\_Load – the address pointer is automatically incremented after each word that is written.




Figure 13 Auxiliary DACs

**DAC0 data register: 16-bit write only.**  
**DAC1 data register: 16-bit write only.**  
**DAC2 data register: 16-bit write only.**  
**DAC3 data register: 16-bit write only.**  
**DAC4 data register: 16-bit write only.**

**C-BUS Address \$70**  
**C-BUS Address \$71**  
**C-BUS Address \$72**  
**C-BUS Address \$73**  
**C-BUS Address \$74**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$70:	Reserved, set to 000000						DAC0 data (written by C-BUS, or from DAC RAM in ramp mode)									
\$71:	Reserved, set to 000000						DAC1 data									
\$72:	Reserved, set to 000000						DAC2 data									
\$73:	Reserved, set to 000000						DAC3 data									
\$74:	Reserved, set to 000000						DAC4 data									

**DAC\_Control register: 8-bit write only.**

**C-BUS Address \$75**

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	DAC RAM Load	C-BUS Ramp Control	DAC0 Ramp Mode	En DAC4	En DAC3	En DAC2	En DAC1	En DAC0

#### DAC\_Control register b7: DAC RAM Load

Setting b7 = 1 to this bit causes DAC0 to immediately enter DAC RAM load mode, causing the internal DAC RAM address pointer to be reset to 0. The DAC RAM can then be loaded by repeatedly writing data to the C-BUS DAC\_RAM\_Load register. While in DAC RAM load mode, any attempt to write directly to the DAC0 data register will be ignored, as will any attempt to initiate a ramp-up or ramp-down sequence (whether issued automatically by the CMX910 or from the C-BUS). As soon as the  $\mu$ C has finished loading the DAC RAM, DAC\_Control register b7 can be taken low again.

#### DAC\_Control register b6: C-BUS Ramp Control

If DAC0 is in ramp mode, the state of this register bit determines how the ramp-up and ramp-down functions are controlled: b6 = 0 for automatic control by the CMX910, b6 = 1 for control via the C-BUS commands DAC0\_Rampup and DAC0\_Rampdown.

#### DAC\_Control register b5: DAC0 Ramp Mode

Setting DAC\_Control b5 = 1 at the same time as DAC\_Control b7 = 0 puts DAC0 into ramp mode. The internal DAC RAM address pointer immediately gets reset to 0, an initial read of the DAC RAM is performed and the resulting data is transferred to the DAC0 data register. The circuit then responds to any subsequent ramp-up and ramp-down commands. While in ramp mode, any attempt to write directly to the DAC0 data register will be ignored, as will any attempt to write to the DAC RAM using the DAC\_RAM\_Load register.

Note: if both DAC\_Control b7 = 0 and b5 = 0, the  $\mu$ C is able to write directly to the DAC0 data register, and any ramp-up or ramp-down commands or attempts to write to the DAC RAM will be ignored:

b7	b6	b5	
0	x	0	DAC0 data register can be written directly by $\mu$ C
0	0	1	DAC0 in ramp mode, automatically controlled by the CMX910
0	1	1	DAC0 in ramp mode, controlled by the $\mu$ C
1	x	x	DAC0 in DAC RAM load mode

**DAC\_Control register b4-0: Enable DAC4-0**

Writing a 1 to these bits powers up the corresponding DAC analogue circuit, writing a 0 powers down the DAC and puts the DAC output pin into a high impedance state.

**DAC0\_Rampup command (no data)****C-BUS Address \$76****DAC0\_Rampdown command (no data)****C-BUS Address \$77**

These two commands are enabled only if DAC\_Control register b7-5 = 011. In that case, issuing a DAC0\_Rampup command causes DAC0 to begin ramping up (RAM[0→63] copied to DAC0 data register), and DAC0\_Rampdown causes DAC0 to begin ramping down (RAM [63→0] copied to DAC0 data register). If a DAC0\_Rampup command is issued while DAC0 is in the process of ramping down, or vice-versa, the ramp process immediately reverses direction.

The CMX910 ignores any DAC0\_Rampup commands issued when DAC0 is already ramped up, or any DAC0\_Rampdown commands issued when DAC0 is already ramped down.

**DAC0\_Timestep register: 8-bit write only.****C-BUS Address \$78**

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	DAC0 ramp timestep							

The contents of the DAC0\_Timestep register determine the rate at which the DAC RAM data is transferred to the DAC0 data register during a ramp-up or ramp-down sequence:

$$\text{Time between each data transfer} = (\text{DAC0\_Timestep} + 1) \times 0.25\mu\text{s}$$

The time taken for the entire ramp-up or ramp-down process to complete is therefore:


$$t_{\text{RAMP}} = 63 \times (\text{DAC0\_Timestep} + 1) \times 0.25\mu\text{s}$$

**DAC\_RAM\_Load register: 16-bit write only (data-streaming). C-BUS Address \$79**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved, set to 000000						DAC RAM data									

The contents of the DAC RAM can be modified by writing to the DAC\_RAM\_Load C-BUS register (only the least significant 10 bits are used). To do this, the device must first be put into DAC RAM load mode by setting DAC\_Control b7 = 1 (this resets the internal RAM address pointer to 0). After each 10-bit word is written to the DAC RAM the internal RAM address pointer is automatically incremented, ready for the next word to be entered. A total of 64 data writes to DAC\_RAM\_Load are necessary to modify the entire RAM contents, beginning at RAM address 0 and finishing at address 63. Afterwards, the µC must set DAC\_Control b7 = 0 to exit DAC RAM load mode. The DAC\_RAM\_Load register supports C-BUS data-streaming.

The DAC RAM contents default to a raised cosine profile: 
$$y_n = \frac{1023}{2} \times \left( 1 - \cos\left(\frac{n\pi}{63}\right) \right)$$



**Figure 14 RAMDAC Values**

## 5.9 Interrupt Generator

The CMX910 has sixteen internal interrupt sources which provide status information to the  $\mu\text{C}$  – these are accessible through a C-BUS read register. The interrupt flags may also be enabled to drive the open-drain IRQN output pin.

**Interrupt register: 16-bit read only.**  
Register gets set to \$0080 on reset.

**C-BUS Address \$80**

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Spcl Cmnd Done	Aux ADC Done	Rx2 State Alert	Rx1 State Alert	Tx FIFO Error	FSK FIFO Error	Rx2 FIFO Error	Rx1 FIFO Error	Tx FIFO Trigger	FSK FIFO Trigger	Rx2 FIFO Trigger	Rx1 FIFO Trigger	Tx Done	Rx2 Burst Avail.	Rx1 Burst Avail.	Nudge Done

### Interrupt register b15: Special Command Done

This bit goes high to indicate that a command issued to the Special Command Interface has completed. This bit gets cleared automatically after being read.

### Interrupt register b14: Aux ADC Done

This bit goes high to indicate that the Auxiliary ADC has finished doing a sequence of conversions after an ADC\_Convert command was issued. This bit gets cleared automatically after being read.

### Interrupt register b13: Rx2 State Alert

This bit goes high in AIS burst mode only, and indicates that the Rx2 channel has finished receiving a message – the Rx2\_Status register can be read to determine whether a valid message was received or an error occurred. This bit gets cleared automatically after being read.

### Interrupt register b12: Rx1 State Alert

This bit goes high in AIS burst mode only, and indicates that the Rx1 channel has finished receiving a message – the Rx1\_Status register can be read to determine whether a valid message was received or an error occurred. This bit gets cleared automatically after being read.

### Interrupt register b11: Tx FIFO Error

This bit goes high to indicate that an overflow or an underflow error has occurred in the Tx channel FIFO. This can be determined by reading the Tx\_Status register (bits 15 and 14). This bit gets cleared automatically after being read.

### Interrupt register b10: FSK FIFO Error

This bit goes high to indicate that an overflow or an underflow error has occurred in the FSK channel FIFO. This can be determined by reading the FSK\_Status register (bits 15 and 14). This bit gets cleared automatically after being read.

### Interrupt register b9: Rx2 FIFO Error

This bit goes high to indicate that an overflow or an underflow error has occurred in the Rx2 channel FIFO. This can be determined by reading the Rx2\_Status register (bits 15 and 14). This bit gets cleared automatically after being read.

### Interrupt register b8: Rx1 FIFO Error

This bit goes high to indicate that an overflow or an underflow error has occurred in the Rx1 channel FIFO. This can be determined by reading the Rx1\_Status register (bits 15 and 14). This bit gets cleared automatically after being read.

**Interrupt register b7: Tx FIFO Trigger**

This bit is connected directly to Tx\_Status b7, and goes high to indicate that the Tx FIFO fill level has dropped below a user-defined threshold ( $Tx\_Status[13-8] \leq Tx\_FIFO\_Threshold[4-0]$ ). Note that this bit is level triggered, it does *not* get cleared by being read.

**Interrupt register b6: FSK FIFO Trigger**

This bit is connected directly to FSK\_Status b7, and goes high to indicate that the FSK FIFO fill level has exceeded a user-defined threshold ( $FSK\_Status[13-8] > FSK\_FIFO\_Threshold[4-0]$ ). Note that this bit is level triggered, it does *not* get cleared by being read.

**Interrupt register b5: Rx2 FIFO Trigger**

This bit is connected directly to Rx2\_Status b7, and goes high to indicate that the Rx2 FIFO fill level has exceeded a user-defined threshold ( $Rx2\_Status[13-8] > Rx2\_FIFO\_Threshold[4-0]$ ). Note that this bit is level triggered, it does *not* get cleared by being read.

**Interrupt register b4: Rx1 FIFO Trigger**

This bit is connected directly to Rx1\_Status b7, and goes high to indicate that the Rx1 FIFO fill level has exceeded a user-defined threshold ( $Rx1\_Status[13-8] > Rx1\_FIFO\_Threshold[4-0]$ ). Note that this bit is level triggered, it does *not* get cleared by being read.

**Interrupt register b3: Tx Done**

This bit goes high to indicate that a transmit operation has completed or that an error condition has occurred. This bit gets cleared automatically after being read.

**Interrupt register b2: Rx2 Burst Available**

This bit goes high to indicate that an AIS packet is available in channel Rx2 (AIS burst mode only). This bit gets cleared automatically after being read.

**Interrupt register b1: Rx1 Burst Available**

This bit goes high to indicate that an AIS packet is available in channel Rx1 (AIS burst mode only). This bit gets cleared automatically after being read.

**Interrupt register b0: Nudge Done**

This bit goes high to indicate that a requested slot/sample nudge operation has been completed. This bit gets cleared automatically after being read.

**Interrupt\_Enable register: 16-bit write only.****C-BUS Address \$81**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IRQN En 15	IRQN En 14	IRQN En 13	IRQN En 12	IRQN En 11	IRQN En 10	IRQN En 9	IRQN En 8	IRQN En 7	IRQN En 6	IRQN En 5	IRQN En 4	IRQN En 3	IRQN En 2	IRQN En 1	IRQN En 0

**Interrupt\_Enable register b15-0: Interrupt Enable Bits**

The setting in this register determines which of the bits in the Interrupt register can cause a host  $\mu$ C interrupt – setting a bit high in the Interrupt\_Enable register allows the associated bit in the Interrupt register to drive the IRQN pin low. The Interrupt\_Enable register can be written at any time, and can be used to enable or disable any combination of the sixteen interrupt sources. Note: the value written to the Interrupt\_Enable register does not affect the contents of the Interrupt register.

**IMPORTANT NOTICE:** If an interrupt occurs whilst the Interrupt register is being read by the host controller, there is a possibility that the new interrupt may be lost. To minimise the chances of this happening, it is recommended that the Interrupt register should only be read when the IRQN pin goes active (the interrupt register should NOT be polled). It is further recommended that when the host microcontroller is waiting for an interrupt, a timeout routine is implemented.

## 5.10 Device Enable Port

The device enable port (pins ENAB5 – ENAB0) provides for the timed control of peripheral RF circuits that is required for TDMA operation. The ENAB5 – ENAB0 pins are digital outputs and will typically be used as enabling signals for the external receiver/transmitter circuits and power amplifier. By default, the CMX910 will automatically control all six device enable pins. In conjunction with the automatic PA ramping feature of DAC0, this greatly simplifies the control of the RF circuits. If desired, individual pins of the device enable port may be configured to be under  $\mu$ C control via the C-BUS.

### ENAB register: 8-bit write only.

C-BUS Address \$90

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	Reserved, set to 00	ENAB 5	ENAB 4	ENAB 3	ENAB 2	ENAB 1	ENAB 0	

#### ENAB register b5-0: ENAB5 – ENAB0 Data

By writing to the bits in the ENAB register, the  $\mu$ C can directly control the logic state of the corresponding ENAB5 – ENAB0 pins. This only happens for those pins which have been configured to be under C-BUS control, i.e. those whose corresponding bit in the ENAB\_Mask register is set high. Note: if the corresponding bit in the ENAB\_Invert register is also set high, the logic level appearing at the device pin will be the *inverse* of the data in the ENAB register bit.

### ENAB\_Mask register: 8-bit write only.

C-BUS Address \$91

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	Reserved, set to 00	ENAB Mask 5	ENAB Mask 4	ENAB Mask 3	ENAB Mask 2	ENAB Mask 1	ENAB Mask 0	

#### ENAB\_Mask register b5-0: ENAB5 – ENAB0 Mask

Each bit that is set high in the ENAB\_Mask register causes the corresponding device enable pin to be under direct control of the  $\mu$ C. Those bits in the ENAB\_Mask register that are low cause the corresponding pin to be under the automatic control of the CMX910.

### ENAB\_Invert register: 8-bit write only.

C-BUS Address \$92

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	Reserved, set to 00	ENAB Invert 5	ENAB Invert 4	ENAB Invert 3	ENAB Invert 2	ENAB Invert 1	ENAB Invert 0	

#### ENAB\_Invert register b5-0: ENAB5 – ENAB0 Inversion Control

The polarity of the ENAB5 – ENAB0 pins are individually controlled through this register. By setting a bit high in the ENAB\_Invert register, the logic level appearing on the corresponding device enable pin will be inverted. This inversion is applied whether the pin is under  $\mu$ C control or automatic CMX910 control.



## 5.11 C-BUS Expansion Port

The C-BUS expansion port facilitates the connection of the host  $\mu\text{C}$  to as many as six additional C-BUS compatible devices, while only requiring one additional C-BUS chip select pin. To operate the expansion port, the  $\mu\text{C}$  writes to the CBUS\_Expand register through the CMX910's normal C-BUS port (SCLK, CDATA, CSN) – this can be done even when the CMX910's internal clocks are disabled. Subsequently, for each bit set in bits 5-0 of the CBUS\_Expand register, taking the chip select expansion input (CSXN) low will cause the associated EXP5N – EXP0N output pin to go low. Each of the EXP5N – EXP0N pins can be connected to the (active low) chip-select input of another C-BUS compatible device. Usually only one bit in the CBUS\_Expand register would be set high at a time. Setting more than one bit high may cause simultaneous selection of a number of C-BUS devices; in that case, care must be taken to avoid contention if a common RDATA line is used.

If expansion of the C-BUS is not required, the outputs EXP5N – EXP0N can be used as general purpose digital outputs by holding CSXN low and writing the required data pattern to the CBUS\_Expand register. The data will then appear on the EXP5N-EXP0N pins in inverted form.

**CBUS\_Expand register: 8-bit write only.**

**C-BUS Address \$A0**

All bits cleared to 0 on reset.

This register can be written while the CMX910's internal clocks are disabled.

Bit:

7	6	5	4	3	2	1	0
Reserved, set to 00		EXP5N enab	EXP4N enab	EXP3N enab	EXP2N enab	EXP1N enab	EXP0N enab

### **CBUS\_Expand register b5-0: EXP5N – EXP0N Expansion Bus Enable**

Each bit that is set to 1 causes the corresponding EXP5N – EXP0N output pin to be driven low when the CSXN input pin is driven low. Bits that are set to 0 cause the corresponding EXP5N – EXP0N output pin to be held high.

## 5.12 Special Command Interface

The Special Command Interface allows the CMX910 to perform the special tasks defined below. The interface comprises two 16-bit write registers and a 16-bit read register for data transfers and an 8-bit write register which is used to instruct the CMX910 which special command to perform.

When executing a special command that requires data to be transferred to the CMX910, the data must first be written to the SPC\_In0/1 registers, then the command code should be written to the Special\_Command register. The act of writing to the Special\_Command register causes the CMX910 to begin processing the command, during which time the data in SPC\_In0, SPC\_In1 and Special\_Command should not be changed. When the special command has completed, the “Special Command Done” bit in the Interrupt register goes high and the Special\_Command register gets cleared, and the returned data (if any) will be available in SPC\_Out0. The CMX910 is then ready to accept another special command.

**SPC\_In0 register: 16-bit write only.**

**C-BUS Address \$B0**

**SPC\_In1 register: 16-bit write only.**

**C-BUS Address \$B1**

**SPC\_Out0 register: 16-bit read only.**

**C-BUS Address \$B2**

All bits cleared to 0 on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$B0:	Special data in 0 (least significant data word used by special command)															
\$B1:	Special data in 1 (most significant data word used by special command)															
\$B2:	Special data out 0 (data word returned by special command)															

**Special\_Command register: 8-bit write only.**

**C-BUS Address \$B4**

All bits cleared to 0 on reset.

Bit:	7	6	5	4	3	2	1	0
	Special command code							

The following special commands are available for use by the host  $\mu$ C. Unspecified commands are reserved for production test and should not be used.

Special command code	SPC_In0	SPC_In1	SPC_Out0	Notes
\$04 (poke_inc)	•			Copies SPC_In0 into an internal table then increments the internal address pointer.
\$08 (poke2_inc)	•	•		Copies SPC_In0 and SPC_In1 into two consecutive locations in an internal table then increments the internal address by 2.
\$0D (set_aux_adc_speed)	•			Sets Aux ADC convert time: $t_{\text{CONVERT}} = ((22 \times \text{SPC\_In0}) + 1) \div 48 \mu\text{s}$ (per channel). Note: $24 \leq \text{SPC\_In0} \leq 256$ .
\$0F (setup_tx_sequence)				Causes the CMX910 to process the previously loaded table of Tx events and configure its internal Tx logic accordingly.
\$10 (load_tx_sequence)				Sets an internal address pointer to the base of the CMX910's Tx event sequence table, readying it to accept data.
\$12 (rssi_window)	•	•		Sets the window within a slot over which Rx1 and Rx2 RSSI values are calculated. SPC_In0 defines the <i>RSSI_start</i> sample number, SPC_In1 defines the <i>RSSI_length</i> number, i.e. the number of samples to accumulate over.

Special command code	SPC_In0	SPC_In1	SPC_Out0	Notes
\$14 (setup_gain)	•	•		<p>Sets the gain factor to be applied to each sample when calculating RSSI or CSTDMA signal strength:            RSSI_gain = SPC_In0 ÷ 32768            CSTDMA_gain = SPC_In1 ÷ 32768</p> <p>Note: The value written into SPC_In0/1 must be between 0 and 32767 (\$7FFF).</p>
\$17 (read_message_length)			•	<p>Used in AIS burst mode transmit only. Waits until the message buffer is ready then reports back (in SPC_Out0) the total number of message bits created.</p>
\$1F (eye_monitor)	•			<p>Allows the Rx1 and Rx2 “eye diagrams” to be monitored for diagnostic purposes. When enabled, this function drives the demodulated Rx1 and Rx2 channel signals onto the Tx I and Q output pins respectively.</p> <p>SPC_In0 = \$0000: Disable eye_monitor            SPC_In0 = \$0001: Enable eye_monitor</p>

## 6. Supplementary Information

### 6.1 Glossary of Terms

<b>ADC</b>	Analogue-to-Digital Converter.
<b>AIS</b>	Automatic Identification System, an identification, location and communication system using the maritime VHF radio band.
<b>baud</b>	The number of symbols transmitted per second in a modulated signal. Not necessarily the same as bits per second.
<b>bps</b>	Bits Per Second, the speed at which bits are transmitted over a data channel.
<b>BT</b>	Bandwidth-Time product, equal to filter $-3\text{dB}$ bandwidth (B) $\times$ symbol time (T).
<b>C-BUS</b>	CML's serial communication interface for peripheral devices.
<b>CRC</b>	Cyclic Redundancy Check, a type of error detecting code.
<b>CSTDMA</b>	Carrier Sense TDMA, the channel access scheme used by AIS Class B.
<b>DAC</b>	Digital-to-Analogue Converter
<b>DC</b>	Direct Current, often used to refer to the static or unchanging part of a signal.
<b>DSC</b>	Digital Selective Calling, an early maritime communication system.
<b>FIFO</b>	First In First Out, a queue-based data buffer where data is output in the same order as it arrives. Also known as an "elastic buffer".
<b>FSK</b>	Frequency Shift Keying, a modulation scheme in which data symbols are represented by a shift in output signal frequency.
<b>GALILEO</b>	A satellite navigation system developed by the European Union.
<b>GFSK</b>	Gaussian Frequency Shift Keying, an FSK modulation scheme with a Gaussian filtered output signal.
<b>GLONASS</b>	Global Orbiting Navigation Satellite System, a satellite navigation system developed by the Commonwealth of Independent States (former Soviet republics).
<b>GMSK</b>	Gaussian Minimum Shift Keying, an FSK modulation scheme with a modulation index of 0.5 and a Gaussian filtered output signal.
<b>GNSS</b>	Global Navigation Satellite System, a generic term for the GPS, GLONASS and GALILEO satellite navigation systems.
<b>GPS</b>	Global Positioning System, a satellite navigation system developed by the U.S. Department of Defense.
<b>HDLC</b>	High-level Data Link Control, a synchronous data link protocol adopted by the ITU for use in AIS.
<b>IC</b>	Integrated Circuit.
<b>IMO</b>	International Maritime Organisation.
<b>ITU</b>	International Telecommunication Union, an organisation established to standardise and regulate international radio and telecommunications.
<b><math>\mu\text{C}</math></b>	Microcontroller
<b>NRZ</b>	Non Return to Zero, a binary data coding scheme where 1s and 0s are represented by distinct signal levels.
<b>NRZI</b>	Non Return to Zero Inverted, a binary data coding scheme where 1s cause no change in a transmitted signal level, and 0s cause a change (this is NRZI "change on 0" as used in AIS, as opposed to NRZI "change on 1").
<b>PA</b>	Power Amplifier.
<b>PER</b>	Packet Error Rate.
<b>PRBS</b>	Pseudo-Random Bit Sequence, an apparently random stream of bits typically generated by a linear-feedback shift register.

---

<b>RAM</b>	Random Access Memory.
<b>RF</b>	Radio Frequency.
<b>RSSI</b>	Received Signal Strength Indicator.
<b>Rx</b>	Receive or Receiver
<b>SPI</b>	Serial Peripheral Interface, a common inter-chip serial communications interface.
<b>SOTDMA</b>	Self Organised TDMA, the channel access scheme used by AIS Class A.
<b>TCXO</b>	Temperature Compensated Crystal Oscillator.
<b>TDMA</b>	Time Division Multiple Access, a technique for sharing access to a radio channel by dividing it into different time slots.
<b>Tx</b>	Transmit or Transmitter
<b>UTC</b>	Universal Time (Coordinated), the official measure of time in the world. Kept in synchronisation with the earth's rotation by the introduction of occasional leap seconds.
<b>VHF</b>	Very High Frequency, ITU band 8 (30 – 300MHz) that includes the maritime mobile band.
<b>VQFN</b>	Very thin profile Quad Flat No lead, an IC package type.

## 7. Performance Specification

### 7.1 Electrical Performance

#### 7.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Unit
Supply (IOV <sub>DD</sub> - AV <sub>SS</sub> or DV <sub>SS</sub> )	-0.3	4.5	V
Voltage on any digital pin to DV <sub>SS</sub>	-0.3	IOV <sub>DD</sub> + 0.3	V
Voltage on any analogue pin to AV <sub>SS</sub>	-0.3	AV <sub>DD</sub> + 0.3	
Current into or out of IOV <sub>DD</sub> , AV <sub>SS</sub> and DV <sub>SS</sub> pins	-30	+30	mA
Current into or out of any other pin	-20	+20	mA

<b>Q1 Package</b>	Min.	Max.	Unit
Total Allowable Power Dissipation at Tamb = 25°C		3500	mW
... Derating		35.0	mW/°C
Storage Temperature	-55	+125	°C

<b>L9 Package</b>	Min.	Max.	Unit
Total Allowable Power Dissipation at Tamb = 25°C		1690	mW
... Derating		16.9	mW/°C
Storage Temperature	-55	+125	°C

#### 7.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Unit
Supply (IOV <sub>DD</sub> - AV <sub>SS</sub> or DV <sub>SS</sub> )		3.00	3.60	V
Operating Temperature		-40	+85	°C

### 7.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

Min./Max. figures:  $IOV_{DD} = 3.0V$  to  $3.6V$ ,  $T_{amb} = -40C$  to  $+85^{\circ}C$ .

Typ. figures:  $IOV_{DD} = 3.3V$ ,  $T_{amb} = 25^{\circ}C$ .

Load capacitance for digital outputs =  $30pF$ .

REFCLK =  $19.2MHz$ .

DC Parameters	Notes	Min.	Typ.	Max.	Unit
$I_{IOVDD}$ (powersaved)	1	-	20	100	$\mu A$
$I_{IOVDD}$ (fully operational)	1	-	35	60	mA
$AV_{DD}$ supply voltage		2.25	2.5	2.75	V
$DV_{DD}$ supply voltage		2.25	2.5	2.75	V
VBIAS reference voltage			$AV_{DD}/2$		V
Current into VBIAS pin		-0.1	-	0.1	$\mu A$
Input logic '1' level		70%	-	-	$IOV_{DD}$
Input logic '0' level		-	-	30%	$IOV_{DD}$
Digital input leakage current ( $V_{in} = 0$ to $IOV_{DD}$ )		-5.0	-	5.0	$\mu A$
Input/Output pin capacitance		-	-	15	pF
Output logic '1' level @ $I_{OH} = -2mA$	2	80%	-	-	$IOV_{DD}$
Output logic '0' level @ $I_{OL} = 3mA$	2	-	-	0.4	V
'Off' state leakage current ( $V_{out} = IOV_{DD}$ )		-	-	10	$\mu A$

Clock and Timing Parameters	Notes	Min.	Typ.	Max.	Unit
REFCLK tolerance		-	-	$\pm TBD$	ppm
REFCLK mark:space ratio		35%	-	65%	
UTC1PPS rising edge tolerance (wrt UTC second)		-	-	$\pm 5$	$\mu s$
UTC1PPS 'high' pulse width		100	-	-	ns
UTC1PPS 'low' pulse width		100	-	-	ns
SLOTCLKN pulse width		-	20.833	-	$\mu s$
CSXN to EXP[0-5]N propagation delay		0	-	25	ns

#### C-BUS Timings (Figure 16)

$t_{CSE}$	CSN-Enable to Clock-High time	100	-	-	ns
$t_{CSH}$	Last Clock-High to CSN-High time	100	-	-	ns
$t_{LOZ}$	Clock-Low to Reply Output enable time	0.0	-	-	ns
$t_{HIZ}$	CSN-High to Reply Output 3-state time	-	-	1.0	$\mu s$
$t_{CSOFF}$	CSN-High time between transactions	1.0	-	-	$\mu s$
$t_{NXT}$	Inter-Byte time	200	-	-	ns
$t_{CK}$	Clock-Cycle time	200	-	-	ns
$t_{CH}$	Serial Clock-High time	100	-	-	ns
$t_{CL}$	Serial Clock-Low time	100	-	-	ns
$t_{CDS}$	Command Data Set-Up time	75	-	-	ns
$t_{CDH}$	Command Data Hold time	25	-	-	ns
$t_{RDS}$	Reply Data Set-Up time	50	-	-	ns
$t_{RDH}$	Reply Data Hold time	0	-	-	ns

<b>Transmit Parameters</b>	<b>Notes</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
<b>AIS (GFSK 9600bps), 12.5kHz channel</b>					
Bit rate accuracy		-	-	±50	ppm
BT		-	0.3	-	
Modulation index		-	0.25	-	
Storage time	3	-	TBD	-	symbol
<b>AIS (GMSK 9600bps), 25kHz channel</b>					
Bit rate accuracy		-	-	±50	ppm
BT		-	0.4	-	
Modulation index		-	0.5	-	
Storage time	3	-	TBD	-	symbol
<b>DSC (FSK 1200bps, 6dB/octave pre-emphasis)</b>					
Bit rate accuracy		-	-	±50	ppm
Sub-carrier		-	1700	-	Hz
Tx mark frequency		-	1300	-	Hz
Tx space frequency		-	2100	-	Hz
Modulation index		-	2	-	
Storage time	3	-	TBD	-	symbol
<b>Tx DAC</b>					
Resolution		-	14	-	bits
Integral accuracy		-	-	±2	LSB
Differential accuracy		-	-	±2	LSB
SINAD	4	-65	-70	-	dB
Offset		-	-	±20	mV
Gain matching, I to Q		-	-	±0.25	dB
Phase matching, I to Q		-	-	±0.5	degree
I, Q output level	5	2.0	2.1	2.2	V



Receive Parameters	Notes	Min.	Typ.	Max.	Unit
<b>AIS (GFSK 9600bps), 12.5kHz channel</b>					
Bit rate accuracy		-	-	±50	ppm
Storage time	6	-	TBD	-	symbol
Packet error rate (PER)					
PER with -18dB co-channel interference	12	-	-	20%	
Adjacent channel filtering	13	-	-50	-	dB
<b>AIS (GMSK 9600bps), 25kHz channel</b>					
Bit rate accuracy		-	-	±50	ppm
Storage time	6	-	TBD	-	symbol
Packet error rate (PER)					
PER with -10dB co-channel interference	12	-	-	20%	
Adjacent channel filtering	13	-	-70	-	dB
<b>DSC (FSK 1200bps, 6dB/octave de-emphasis)</b>					
Bit rate accuracy		-	-	±TBD	ppm
Sub-carrier		-	1700	-	Hz
Tx mark frequency		1290	1300	1310	Hz
Tx space frequency		2090	2100	2110	Hz
Storage time	6	-	TBD	-	symbol
Bit error rate (BER) at -10dB co-channel interference	12			1%	
<b>Rx ADC</b>					
Resolution		-	16	-	bits
Signal to noise	4	80	85	-	dB
SINAD	4	75	80	-	dB
Input impedance at 100Hz		100	-	-	kΩ
Differential input voltage	8	-	1.7	1.9	V pk-pk

<b>Auxiliary ADC</b>	<b>Notes</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
Resolution		-	10	-	bits
Conversion time (per input)	9	11.021	-	117.35	µs
Integral non-linearity	11	-	-	±4	bits
Differential non-linearity	11	-	-	±3	bits
Zero error (offset)		-	-	±10	mV
<b>Uncommitted op-amps:</b>					
Gain (no load)		-	60	-	dB
Input offset		-	-	±5	mV
Common mode input voltage		0	-	$AV_{DD}$	
Output current		-	-	±125	µA
Output voltage		0.5	-	$AV_{DD}-0.5$	V
Capacitive load (including pin capacitance)		-	-	30	pF
Input noise voltage in 100Hz – 10kHz bandwidth		-	20	-	µV rms
Unity-gain bandwidth (no load)		-	2.5	-	MHz

<b>Auxiliary DACs</b>	<b>Notes</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
Resolution		-	10	-	bits
Settling time to 0.5 LSB	10	-	-	10	µs
Output resistance		-	-	250	Ω
Integral non-linearity		-	-	±4	bits
Differential non-linearity		-	-	±1	bits
Zero error (offset)		-	-	±10	mV
Resistive load		5	-	-	kΩ
Output noise voltage in 30kHz bandwidth		-	5	-	µV rms

## Notes:

1.  $T_{amb} = 25^{\circ}C$ , not including any current drawn from the device pins by external circuitry.
2. Maximum total  $I_{OL}$  for all outputs is 50mA, maximum total  $I_{OH}$  for all outputs is 50mA.
3. Through G(M)FSK/FSK transmit filter, DAC, reconstruction filter and external RC filter.
4. Measured with a 2.25kHz test signal in a 9kHz bandwidth.
5. Peak to peak differential, assuming  $AV_{DD} = 2.5V$ . Level is proportional to  $AV_{DD}$ .
6. Through external RC filter, anti-alias filter, ADC, channel filter, and G(M)FSK/FSK receive filters.
7. Extrapolated from third harmonic distortion at maximum signal.
8. This means ±0.425V (typ.) on each input of the differential pair.
9. Programmable through the Special Command Interface.
10. Worst case large signal transition.
11. For signal levels between 0.5% and 99.5% of  $AV_{DD}$ .
12. Tested as defined in IEC 61993-2.
13. Adjacent channel filtering is the ability of the CMX910 filters to reject adjacent channel energy and note that it does not correspond directly to the 'Adjacent Channel Selectivity' as defined by IEC61993-2 (or IEC 62287). The filter characteristic in each of the I and Q paths for 25kHz mode operation is shown in Figure 15. Note that the pass-band has a gain of +10dB and stop band is -60dB so the typical rejection is +10 – (-60) = 70dB.




Figure 15 I/Q Filter response in 25kHz operation.

7.1.3 Operating Characteristics (continued)

Timing Diagrams






Figure 16 C-BUS Timing

## 7.2 Packaging



Depending on the method of lead termination at the edge of the package, pull back (L1) may be present. L minus L1 to be equal to, or greater than 0.3mm

The underside of the package has an exposed metal pad which should ideally be soldered to the pcb to enhance the thermal conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also be required

**Note:**

The underside of the Q1 package is conductive and must be electrically connected to the digital ground. The circuit board should be designed so that no unwanted short circuits can occur.

**Figure 17 Q1 Mechanical Outline: Order as part no. CMX910Q1**




Figure 18 L9 Mechanical Outline: Order as part no. CMX910L9

Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.

 <p><b>CML Microcircuits (UK) Ltd</b> COMMUNICATION SEMICONDUCTORS</p>	 <p><b>CML Microcircuits (USA) Inc.</b> COMMUNICATION SEMICONDUCTORS</p>	 <p><b>CML Microcircuits (Singapore) Pte Ltd</b> COMMUNICATION SEMICONDUCTORS</p>
<p><b>Tel:</b> +44 (0)1621 875500 <b>Fax:</b> +44 (0)1621 875600 <b>Sales:</b> sales@cmlmicro.com <b>Tech Support:</b> techsupport@cmlmicro.com</p>	<p><b>Tel:</b> +1 336 744 5050 800 638 5577 <b>Fax:</b> +1 336 744 5054 <b>Sales:</b> us.sales@cmlmicro.com <b>Tech Support:</b> us.techsupport@cmlmicro.com</p>	<p><b>Tel:</b> +65 67450426 <b>Fax:</b> +65 67452917 <b>Sales:</b> sg.sales@cmlmicro.com <b>Tech Support:</b> sg.techsupport@cmlmicro.com</p>
<p>- <a href="http://www.cmlmicro.com">www.cmlmicro.com</a> -</p>		