

FPDK12SR8008PSVK

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Data Sheet

The **DK** Series of non-isolated dc-dc converters provide high efficiency, cost effective, and complete Point-of-Load power solutions in very small and low profile SMD packages. Occupying a footprint of less than 2 cm² (0.3 in²), these are the converters of choice for a wide range of telecommunications, data communications, computing, industrial and consumer applications where board space, cost, height, efficiency, and reliable operation in elevated temperature environments are critical.

非絶縁型DC/DCコンバータの**DK**シリーズは、高効率、低価格、小型・低背のSMDパッケージで完全なPOL電源ソリューションを提供します。実装面積が2cm² (0.3 in²) 以下のこのコンバータは、基板スペース、費用、高さ、効率、及び高温環境での信頼性のある動作が重要な広範囲の電気通信、データ通信、コンピュータ、産業及びコンシューマ向けのアプリケーションに最適です。

The **FPDK12SR8008PSVK** converter of the **DK** Series operates from a 5.6Vdc to 14.0Vdc input, and delivers 8A of output current at a tightly regulated programmable output voltage of 0.8Vdc to 6.6Vdc. The thermal performance of the **FPDK12SR8008PSVK** is best-in-class.


DKシリーズの**FPDK12SR8008PSVK** は5.6V~14.0V入力で作動し、高い電圧精度でプログラム可能な出力電圧0.8V~6.6Vdcで、8Aの出力電流を供給します。**FPDK12SR8008PSVK** の温度特性はクラス最高レベルです。

The leading edge performance of the **DK** Series products, and their extremely high quality and reliability are achieved through advanced circuit and thermal design techniques and FDK's state of the art in-house manufacturing processes and systems.

DKシリーズ製品の最先端の特性と非常に高い品質及び信頼性は、高度な回路設計及び温度設計技術とFDKの最先端の自社製造プロセス及びシステムによりもたらされます。

Applications

- Telecommunications
 - Routers, Base Stations, Wirelessテレコムシステム (ルータ、基地局、無線)
- Data Communications
 - Internet Routers, Processorsデータ通信 (インターネットルータ、プロセッサ)
- Computing
 - Servers, Workstationsコンピュータ関係 (サーバー、ワークステーション)
- Industrial and Consumer
 - Navigation, POS systems, Office Equipment
 - Entertainment産業及びコンシューマ向け (ナビゲーション、ホスシステム、オフィス機器、エンターテインメント)

**FPDK12SR8008PSVK**

Features

- Operates up to 100°C ambient
100°C環境で動作可能
- RoHS compliant
RoHS準拠
- Delivers up to 8A (52.8W)
8A (52.8W)まで供給可能
- High efficiency, no heatsink required
高効率-放熱器が不要
- Small size and low profile: 0.657" x 0.402" x 0.173"
小型、低背 (16.7 x 10.2 x 4.4mm)
- Coplanarity: Less than 0.004"
平面度は0.1mm以下
- Programmable output voltage via external resistor
外部接続の抵抗によりプログラム可能な出力電圧
- No minimum load required
最小負荷は不要
- Start up into pre-biased output
出力にプリバイアスがあっても起動可能
- Remote ON/OFF
リモートON/OFF機能
- Auto-reset output over-current protection
過電流保護機能: 自動復帰
- Auto-reset output over-temperature protection
内部過熱保護機能
- Power Good Signal
パワーグッド信号出力
- High reliability, MTBF = 1 Million Hours
高信頼性: MTBF = 1 Million Hours
- UL60950 recognition in U.S. & Canada, and CB Scheme certification per IEC/EN60950 (pending)
UL60950、CB Scheme (準拠)
- All materials meet UL94, V-0 flammability rating
全ての部品は UL94 V-0に適合

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Electrical Specifications 電氣的仕様

All specifications apply over specified input voltage, output load, and temperature range, unless otherwise noted.

注記が無い場合、全ての仕様は指定された入力電圧、負荷、温度範囲で適用されます。

Conditions: $T_a=25\text{degC}$, Airflow=200LFM (1.0m/s), $V_{in}=12\text{Vdc}$, unless otherwise specified.

PARAMETER	NOTES	MIN	TYP	MAX	UNITS
ABSOLUTE MAXIMUM RATINGS¹					
Input Voltage	Continuous	-0.3		16	Vdc
Operating Temperature	See page 8	-40		100	°C
Storage Temperature		-55		125	°C
Output Voltage		0.8		6.6	Vdc
Power Good Voltage		-0.3		5.0	Vdc
Power Good Sink Current				5.0	mA
Moisture Sensitive Level		JEDEC Level 2			
FEATURE CHARACTERISTICS					
Switching Frequency			600		kHz
Output Voltage Programming Range	See page 6. Output Voltage Adjust	0.8		6.6	Vdc
Turn-On Delay Time	Full resistive load				
with V_{in} (module enabled, then V_{in} applied)	From $V_{in}=V_{in}(\text{min})$ to $0.1*V_{out}(\text{nom})$		3.0		ms
with Enable (V_{in} applied, then enabled)	From enable to $0.1*V_{out}(\text{nom})$		3.0		ms
Rise Time (Full resistive load)	From $0.1*V_{out}(\text{nom})$ to $0.9*V_{out}(\text{nom})$		3.0		ms
Remote Control (Positive Logic)					
Module Off		-5		$V_{in}-2.7$	Vdc
Module On		$V_{in}-1$		V_{in}	Vdc
Power Good	Set point for power good output high	82	88	93	% V_{out}
Power Good Output Low	$I_{PGOOD}=5\text{mA}$			0.5	V
Power Good Leakage Current				10	uA

¹Absolute Maximum Ratings 絶対最大定格

Stresses in excess of the absolute maximum ratings may lead to degradation in performance and reliability of the converter and may result in permanent damage.

絶対最大定格を超えたストレスは、性能の低下、信頼性の低下、及びモジュールの破損を引き起こすことがあります。

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Conditions: $T_a=25\text{degC}$, Airflow=200LFM (1.0m/s), $V_{in}=12\text{Vdc}$, unless otherwise specified.

PARAMETER	NOTES	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Operating Input Voltage Range	$V_{out} \leq 3.63\text{Vdc}$	5.6	12	14	Vdc
	$3.63\text{Vdc} < V_{out} \leq 5.5\text{Vdc}$	8	12	14	Vdc
	$5.5\text{Vdc} < V_{out}$	10	12	14	Vdc
Input Under Voltage Lockout					
Turn-On Threshold		4.0	4.5	5.2	Vdc
Turn-Off Threshold		3.7	4.2	4.4	Vdc
Maximum Input Current	8Aout at V_{in-min}				
	$V_{out}=6.6\text{V}$			5.8	Adc
	$V_{out}=6.0\text{V}$			5.4	Adc
	$V_{out}=5.0\text{V}$			5.6	Adc
	$V_{out}=3.3\text{V}$			5.5	Adc
	$V_{out}=2.5\text{V}$			4.3	Adc
	$V_{out}=1.8\text{V}$			3.3	Adc
	$V_{out}=1.5\text{V}$			2.8	Adc
	$V_{out}=1.2\text{V}$			2.4	Adc
	$V_{out}=1.0\text{V}$			2.1	Adc
	$V_{out}=0.8\text{V}$			1.8	Adc
Input Stand-by Current (module disabled)			3.5		mA
Input No Load Current	$V_{out}=6.6\text{V}$		57		mA
	$V_{out}=6.0\text{V}$		57		mA
	$V_{out}=5.0\text{V}$		55		mA
	$V_{out}=3.3\text{V}$		42		mA
	$V_{out}=2.5\text{V}$		34		mA
	$V_{out}=1.8\text{V}$		27		mA
	$V_{out}=1.5\text{V}$		24		mA
	$V_{out}=1.2\text{V}$		21		mA
	$V_{out}=1.0\text{V}$		20		mA
	$V_{out}=0.8\text{V}$		19		mA
Input Reflected-Ripple Current	See Fig.G for setup (BW=20MHz)				
	$V_{out}=6.6\text{V}$		30		mAp-p
	$V_{out}=6.0\text{V}$		30		mAp-p
	$V_{out}=5.0\text{V}$		30		mAp-p
	$V_{out}=3.3\text{V}$		25		mAp-p
	$V_{out}=2.5\text{V}$		20		mAp-p
	$V_{out}=1.8\text{V}$		20		mAp-p
	$V_{out}=1.5\text{V}$		20		mAp-p
	$V_{out}=1.2\text{V}$		15		mAp-p
	$V_{out}=1.0\text{V}$		15		mAp-p
$V_{out}=0.8\text{V}$		15		mAp-p	

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Conditions: $T_a=25\text{degC}$, Airflow=200LFM (1.0m/s), $V_{in}=12\text{Vdc}$, unless otherwise specified.

PARAMETER	NOTES	MIN	TYP	MAX	UNITS
OUTPUT CHARACTERISTICS					
Output Voltage Set Point (no load)		-2.5		+2.5	%Vout
Output Regulation					
Over Line	Full resistive load		+/- 0.1		%Vout
Over Load	From no load to full load		+/- 0.4		%Vout
Output Voltage Range (Over all operating input voltage, resistive load and temperature conditions until end of life)	Output Ripple is not included.	-3.0		+3.0	%Vout
Output Ripple and Noise BW=20MHz	Full load (8A)				
	Vout=6.6V		50	75	mVp-p
	Vout=6.0V		50	75	mVp-p
	Vout=5.0V		45	70	mVp-p
	Vout=3.3V		40	60	mVp-p
	Vout=2.5V		35	50	mVp-p
	Vout=1.8V		30	45	mVp-p
	Vout=1.5V		25	40	mVp-p
	Vout=1.2V		20	30	mVp-p
	Vout=1.0V		20	30	mVp-p
	Vout=0.8V		15	25	mVp-p
External Load Capacitance	Ceramic Capacitor, Vout < 5Vdc	22		100	uF
	Ceramic Capacitor, Vout ≥ 5Vdc	22		500	uF
	Min ESR > 10mΩ, Vout < 5Vdc			500	uF
	Min ESR > 10mΩ, Vout ≥ 5Vdc			1000	uF
Output Current Range		0		8.0	A
Output Current Limit Inception (Iout)		110	130	275	%
Output Short-Circuit Current	Short=10mΩ, Vout=3.3Vdc set		1.0		Arms
Pre-Bias Voltage	Turn-On with Vin			3.3	Vdc
DYNAMIC RESPONSE	See Fig.F for setup (BW=20MHz)				
Iout step from 4A to 8A with di/dt=5A/us	Vout=6.6Vdc		320		mV
	Vout=0.8Vdc		180		mV
Settling time (to within 10% of Vout)	Vout=6.6Vdc		60		us
	Vout=0.8Vdc		60		us
Iout step from 8A to 4A with di/dt=-5A/us	Vout=6.6Vdc		320		mV
	Vout=0.8Vdc		180		mV
Settling time (to within 10% of Vout)	Vout=6.6Vdc		60		us
	Vout=0.8Vdc		60		us
EFFICIENCY	Full load (8A)				
	Vout=6.6V	91.5	93.0		%
	Vout=6.0V	91.0	92.5		%
	Vout=5.0V	89.5	91.0		%
	Vout=3.3V	86.5	88.0		%
	Vout=2.5V	84.0	85.5		%
	Vout=1.8V	80.5	82.0		%
	Vout=1.5V	77.5	79.0		%
	Vout=1.2V	74.0	75.5		%
	Vout=1.0V	70.5	72.0		%
	Vout=0.8V	66.0	67.5		%

FPDK12SR8008PSVK

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Data Sheet

Operation

Input and Output Impedance

The **FPDK12SR8008PSVK** converter should be connected to a DC power source using a low impedance input line. In order to counteract the possible effect of input line inductance on the stability of the converter, the use of decoupling capacitors placed in close proximity to the converter input pins is recommended. This will ensure stability of the converter and reduce input ripple voltage. Although low ESR Tantalum or other capacitors should typically be adequate, very low ESR capacitors (ceramic, over 100 μ F) are recommended to minimize input ripple voltage. The converter itself has on-board internal input capacitance of 3 μ F with very low ESR (ceramic).

FPDK12SR8008PSVK と入力電源間は低インピーダンスで接続してください。コンバータの安定性に影響のある入力インダクタンスを抑えるため、コンバータの入力ピンの近傍にデカップリングコンデンサを付加することをお勧めします。これによりコンバータの安定動作を確実にし、入力リップル電圧を抑制します。低ESRタンタル、又はその他のコンデンサも一般的には問題ありませんが、入力リップルを最小にするためには、非常に低ESRコンデンサ(セラミックで100 μ F以上)を推奨します。コンバータ自身は入力回路に極低ESRの3 μ Fセラミック入力コンデンサを搭載しています。

The **FPDK12SR8008PSVK** is capable of stable operation with no external capacitance on the output. To minimize output ripple voltage, the use of very low ESR ceramic capacitors is recommended. These capacitors should be placed in close proximity to the load to improve transient performance and to decrease output voltage ripple.

FPDK12SR8008PSVK は出力に外付けコンデンサが無い状態でも安定して動作します。出力リップルを最小にするため、極低ESRのセラミックコンデンサの接続を推奨します。過渡時の特性向上と出力リップル低減のために負荷の近傍に極低ESRセラミックコンデンサを実装することをお勧めします。

Note that the converter does not have a SENSE pin to counteract voltage drops between the output pins and the load. The impedance of the line from the converter output to the load should thus be kept as low as possible to maintain good load regulation.

このコンバータは出力端子と負荷間の電圧ドロップを補正するセンス端子を設けていません。精度の高い負荷特性を保持するために、コンバータの出力から負荷までのラインインピーダンスは可能な限り低くしてください。

Maximum Load Capacitance

The **FPDK12SR8008PSVK** allows a maximum load capacitance of up to 500 μ F (output voltage \geq 5V) or 100 μ F (output voltage < 5V) if very low ESR capacitors are used (e.g. ceramic capacitors only). It allows up to 1,000 μ F (output voltage \geq 5V) or 500 μ F (output voltage < 5V) if higher ESR capacitors

are used (e.g. electrolytic capacitors) so as to make the combined ESR more than 10mohm. Exceeding the maximum load capacitance may cause unstable operation of the converter.

FPDK12SR8008PSVK は負荷コンデンサのESRが非常に低い場合(セラミックコンデンサのみ)、最大500 μ F(出力電圧 \geq 5V)又は100 μ F(出力電圧<5V)まで許容できます。合成ESRが10m Ω より大きい場合(電解コンデンサなど)、最大1,000 μ F(出力電圧 \geq 5V)又は500 μ F(出力電圧<5V)まで許容できます。許容値を超えた負荷コンデンサを取り付けた場合、コンバータの動作が不安定になるおそれがあります。

REMOTE (Pin 3)

The REMOTE pin (Pin 3) can be used to turn the converter on or off remotely using a signal that is referenced to GND (Pin 2 or 7). A typical configuration for remote ON/OFF is shown in Fig. A.

リモート端子(3番ピン)はGND(2又は7番ピン)を基準としたリモート信号によりコンバータをON/OFFするのに使用できます。一般的なリモートON/OFF回路を図-Aに示します。

The **FPDK12SR8008PSVK** turns on when the REMOTE pin is at logic high (open) and turns off when it is at logic low. When the REMOTE pin is left open, the converter is on. Voltage ranges for logic high/low are provided in the Electrical Specifications section.

FPDK12SR8008PSVK はリモート端子が論理的にHigh (open)で動作し、論理的にLowで停止します。リモート端子が未接続(オープン)の場合、コンバータはONします。論理的High/Lowの電圧範囲は電気的特性を参照してください。

The REMOTE pin (pin3) is internally pulled-up to Vin. An open collector (open -drain) transistor can be used to drive the REMOTE pin (pin3).

The device driving the REMOTE pin (pin3) must be capable of sinking up to 0.3mA at low logic level.

リモート端子(3番ピン)はモジュール内部でVinにプルアップされています。リモート端子(3番ピン)の操作にはオープンコレクタ(オープンドレイン)のトランジスタが使用可能です。

リモート端子(3番ピン)を操作するデバイスにはLowレベルで0.3mAのシンク能力が必要です。




Fig. A: A typical configuration for remote ON/OFF

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Power Good (Pin 6)

The Power Good Signal is an open-drain output that asserts low when Vout is out of regulation.

パワーグッド信号はオープンドレイン出力で、出力電圧が確定していない状態ではLowとなります。

Output Voltage Adjust/TRIM (Pin 5)

The output voltage of the **FPDK12SR8008PSVK** converter can be programmed from 0.8V to 6.6V by using an external resistor

FPDK12SR8008PSVK の出力電圧は外部抵抗を接続することで、0.8V ~ 6.6Vまで可変可能です。

External Resistor

An external trim resistor, R_{TRIM} , should be connected between TRIM (pin 5) and GND (pin 2 or 7); see Fig. B. The value of R_{TRIM} , in $k\Omega$, for a desired output voltage, V_{O-REQ} , in V, is given by:

外部抵抗 R_{TRIM} はTRIM端子(5番ピン)とGND端子(2又は7番ピン)の間に接続してください。図Bを参照。 R_{TRIM} の定数、及び必要な出力電圧は次の式により求めます。

$$R_{TRIM} = \frac{7}{(V_{O-REQ} - 0.8)} - 1 \quad [k\Omega]$$

Note that the tolerance of a trim resistor will affect the tolerance of the output voltage. Standard 1% or 0.5% resistors may suffice for most applications; however, a tighter tolerance can be obtained by using two resistors in series instead of one standard value resistor.

Table 1 lists calculated values of R_{TRIM} for common output voltages. For each value of R_{TRIM} , Table 1 also shows the closest available standard resistor value.

R_{TRIM} の公差は出力電圧の公差に影響します。ほとんどの使用状況においては、標準的な1%又は0.5%品の抵抗で十分です。しかしながら、より厳しい出力精度のためには、抵抗1本よりも2本を直列に使用します。Table 1に一般的な出力電圧を設定する際の抵抗値を表示します。またTable 1に標準的な抵抗を使用した場合の近似値も表示しています。




Fig.B: Configuration for programming output voltage

Table 1: Trim Resistor Value		
V_{O-REQ} [V]	R_{TRIM} [k Ω]	The Closest Standard Value [k Ω] $R_{TRIM1} + R_{TRIM2}$
0.8	Open	Open
1.0	34.000	34.000 + 0.000
1.2	16.500	16.500 + 0.000
1.5	9.000	7.500 + 1.500
1.8	6.000	3.000 + 3.000
2.5	3.118	3.000 + 0.120
3.3	1.800	1.800 + 0.000
5.0	0.667	0.620 + 0.047
6.0	0.346	0.330 + 0.016
6.6	0.207	0.180 + 0.027

Protection Features

Input Under-Voltage Lockout

From a turned-on state, the converter will turn off automatically when the input voltage drops below typically 4.2V. It will then turn on automatically when the input voltage reaches typically 4.5V.

動作している状態で入力電圧がTYPで4.2V未満になると、このコンバータは自動的に停止します。また、入力電圧がTYPで4.5V以上になると、このコンバータは自動的に動作を開始します。

Output Over-Current Protection (OCP)

The converter is self-protected against over-current and short circuit conditions. On the occurrence of an over-current condition, the converter will enter a pulse-by-pulse hiccup mode. On the removal of the over-current or short circuit condition, Vout will return to the original value (auto-reset).

このコンバータは過電流と短絡に対し自己保護します。過電流状態になると、このコンバータはパルスバイパルス HICCUPモードになり、過電流状態が解除されるとVoutは通常の値に戻ります。(自動リセット)

Over-Temperature Protection (OTP)

The converter is self-protected against over-temperature conditions. In case of overheating due to abnormal operation conditions, the converter will turn off automatically. It will turn back on automatically once it has cooled down to a safe temperature (auto-reset).

このコンバータは過熱保護機能を有しています。異常な動作条件によって過熱状態になると、このコンバータは自動的に停止します。安全な温度にまで下がると自動的に復帰します。(自動リセット)

FPDK12SR8008PSVK

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Data Sheet

Characterization

Overview

The converter has been characterized for several operational features, including thermal derating (maximum available load current as a function of ambient temperature and airflow), efficiency, power dissipation, start-up and shutdown characteristics, ripple and noise, and transient response to load step-changes.

このコンバータは温度デレーティング、効率、電力損失、スタートアップ時、及びシャットダウン時の動作、リップル・ノイズ、動的負荷変動などを含む、さまざまな動作状態で特徴付けられます。

Figures showing data plots and waveforms for different output voltages are presented in the following pages.

各出力電圧時のデータ、及び波形の図は以後のページに掲載されています。

Test Conditions

To ensure measurement accuracy and reproducibility, all thermal and efficiency data were taken with the converter soldered to a standardized thermal test board. The thermal test board was mounted inside FDK's custom wind tunnel to enable precise control of ambient temperature and airflow conditions.

測定精度、及び再現性を確実にするために、全ての温度、及び効率データは標準化された温度評価ボードにコンバータを半田付けして取得しています。温度評価ボードをFDK特製の風洞実験設備内に設置することで、環境温度、及び風量を精密に管理しています。

The thermal test board comprised a four layer printed circuit board (PCB) with a total thickness of 0.060". Copper metallization on the two outer layers was limited to pads and traces needed for soldering the converter and peripheral components to the board. The two inner layers comprised power and ground planes of 2 oz. copper. This thermal test board, with the paucity of copper on the outer surfaces, limits heat transfer from the converter to the PCB, thereby providing a worst-case but consistent set of conditions for thermal measurements.

温度評価ボードは厚さ0.060"(1.6mm)厚の4層PCBで作成しています。表面2層の銅箔はコンバータを実装するためのパッドと周辺部品へのパターンのみに限定しています。内側2層は70 μ mの銅箔で電力、及びグラウンドラインを形成しています。このように表層の銅箔を限りなく少なくした温度評価ボードは、コンバータからPCBへの熱の逃げを制限し、ワーストケースでありながら矛盾の無い温度評価条件を実現しています。

FDK's custom wind tunnel was used to provide precise horizontal laminar airflow in the range of 50 LFM to 600LFM, at ambient temperatures between 30°C and 85°C. Infrared (IR) thermography and thermocouples were used for temperature measurements. (See Fig. C & Fig. D)

FDK特製の風洞実験装置は水平方向の層流を50LFM(自然対流と同等、NC)から600LFMまで精密に制御でき、環境温度は30°Cから85°Cを制御できます。温度測定には赤外線(IR)サーモグラフィと熱電対を使用しています。(図C及びD参照)



Fig. C: FDK Original Wind Tunnel




Fig. D: Test Chamber

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Thermal Derating

Fig.1 to Fig.10 show the maximum available load current vs. ambient temperature and airflow rates. Ambient temperature was varied between 30°C and 100°C, with airflow rates from NC to 400LFM (no forced airflow to 2.0m/s). The converter was mounted horizontally, and the airflow was parallel to the long axis of the converter, going from pin 1 to pin 8.

図1から10は、ある環境温度と風量の条件下における最大出力電流を表します。環境温度はNC～400LFMの条件で30°C～100°Cの間を変動させています。コンバータは水平に設置し、風向きはコンバータの長手方向に平行で1番ピンから8番ピンに向けて吹いています。

The maximum available load current, for any given set of conditions, is defined as the lower of:

- (i) The output current at which the temperature of any component reaches 120°C, or
- (ii) The current rating of the converter (8A)

各々の測定条件で最大出力電流の値は下記のとおり定義します。

- (i) いずれかの部品の温度が120°Cに到達した時点の出力電流値、又は
- (ii) コンバータの公称定格電流 (8A)

Note that continuous operation beyond the derated current as specified by the derating curves (Fig.1 to Fig.10) may lead to degradation in performance and reliability of the converter and may result in permanent damage.

出力電流デレーティングカーブ(図1から図10)で指定された定格電流を超えた連続した操作は、性能の低下、信頼性の低下、及びモジュールの破損を引き起こすことがあります。

Test Circuit

The test circuit setup shown in Fig. F was used to obtain the output voltage ripple and output voltage response to step load change. Fig. G was used to obtain the input reflected ripple current waveforms.

図Fに示す試験回路は出力リップル及び負荷急変の測定に使用しており、入力リップルの測定には図Gの試験回路を使用しています




Fig. F: Test setup for measuring output voltage ripple and output voltage response to step load change




Fig. G: Test setup for measuring input reflected ripple current

FPDK12SR8008PSVK

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Data Sheet




Fig.1: Output current vs. ambient temperature and air velocity at 12Vin, 6.6Vout




Fig.2: Output current vs. ambient temperature and air velocity at 12Vin, 6.0Vout




Fig.3: Output current vs. ambient temperature and air velocity at 12Vin, 5.0Vout




Fig.4: Output current vs. ambient temperature and air velocity at 12Vin, 3.3Vout




Fig.5: Output current vs. ambient temperature and air velocity at 12Vin, 2.5Vout




Fig.6: Output current vs. ambient temperature and air velocity at 12Vin, 1.8Vout

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output




Fig.7: Output current vs. ambient temperature and air velocity at 12Vin, 1.5Vout




Fig.8: Output current vs. ambient temperature and air velocity at 12Vin, 1.2Vout




Fig.9: Output current vs. ambient temperature and air velocity at 12Vin, 1.0Vout




Fig.10: Output current vs. ambient temperature and air velocity at 12Vin, 0.8Vout




Fig.11: Efficiency vs. load current and input voltage for 6.6Vout




Fig.12: Efficiency vs. load current and input voltage for 6.0Vout

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output




Fig.13: Efficiency vs. load current and input voltage for 5.0Vout




Fig.14: Efficiency vs. load current and input voltage for 3.3Vout




Fig.15: Efficiency vs. load current and input voltage for 2.5Vout




Fig.16: Efficiency vs. load current and input voltage for 1.8Vout




Fig.17: Efficiency vs. load current and input voltage for 1.5Vout




Fig.18: Efficiency vs. load current and input voltage for 1.2Vout

FDPK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output




Fig.19: Efficiency vs. load current and input voltage for 1.0Vout




Fig.20: Efficiency vs. load current and input voltage for 0.8Vout

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output




Fig.21: Turn on delay time at 12Vin, 6.6V/8A out




Fig.22: Output ripple and noise at 12Vin, 6.6V/8Aout




Fig.23: Output voltage response to step load change at 5A/us from 50% to 100% (12Vin, 6.6Vout)




Fig.24: Output voltage response to step load change at 5A/us from 100% to 50% (12Vin, 6.6Vout)




Fig.25: Turn on delay time at 12Vin, 3.3V/8A out




Fig.26: Output ripple and noise at 12Vin, 3.3V/8Aout

FPDK12SR8008PSVK

Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output




Fig.27: Output voltage response to step load change at 5A/us from 50% to 100% (12Vin, 3.3Vout)




Fig.28: Output voltage response to step load change at 5A/us from 100% to 50% (12Vin, 3.3Vout)




Fig.29: Turn on delay time at 12Vin, 0.8V/8A out




Fig.30: Output ripple and noise at 12Vin, 0.8V/8Aout




Fig.31: Output voltage response to step load change at 5A/us from 50% to 100% (12Vin, 0.8Vout)





Fig.32: Output voltage response to step load change at 5A/us from 100% to 50% (12Vin, 0.8Vout)

FPDK12SR8008PSVK


Data Sheet

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output


Mechanical Drawing




TOP VIEW OF BOARD




SIDE VIEW OF BOARD



TOP VIEW OF BOARD



SIDE VIEW OF BOARD



RECOMMENDED PAD LAYOUT

Notes

- All dimensions are in millimeters (inches)
- Unless otherwise specified, tolerances are +/- 0.25mm
- Connector Finish: Gold over Nickel
- Converter Weight: 0.046oz (1.3g)
- The only PCB traces under the converter should be the recommended pads, and GND traces.

Terminal Connections			
Pin#	Function	Pin#	Function
1	Vin	6	POWER GOOD
2	GND	7	GND
3	REMOTE	8	Vout
4	NC	9	GND (Thermal Pad)
5	TRIM		

DK Series Part Numbering Scheme

Product Series	Sub Series	Nominal Input Voltage	Mounting Scheme	Output Voltage	Rated Current	ON/OFF Logic	Option 1	Option 2	Option 3
FP	DK	12	S	R80	08	P	S	V	K
Series Name		Typ=12V	Surface Mount	0.8V (Programmable: See page 6)	8A	Positive	Standard	Standard	Ta max = 100°C

FPDK12SR8008PSVK**Data Sheet**

5.6-14.0Vdc Input, 8A, 0.8-6.6Vdc Output

Notes

Pattern design

- Please prohibit patterns other than 0V shield pattern the pattern drawing under the product considering the interference etc. of the insulation failure and another circuit.

パターン設計

- ・ 製品下面へのパターン引き回しは絶縁不良および他回路との干渉等を考慮して0Vシールドパターン以外のパターンは禁止してください。

NUCLEAR AND MEDICAL APPLICATIONS: FDK Corporation products are not authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the written consent of FDK Corporation.

核および医療のアプリケーション: FDK製品は生命維持装置、危険な環境に使用される設備、または核制御システムにおいてFDKの承諾書なしでは重要な要素としての使用は認可されません。

CLEANSING : Cleansing of this converter is not recommended. When cleansing, determine a cleansing condition on your own responsibility after confirming there is no impact on the characteristics/performance of the converter.

洗浄: 本コンバータの洗浄は推奨いたしません。洗浄する場合の洗浄条件は、貴社様責任において本コンバータの特性/性能に影響が無い事を確認して決定してください。

SPECIFICATION CHANGES AND REVISIONS: Specifications are revision-controlled, but are subject to change without notice.

仕様の変更と版数: 仕様は版数によって管理されていますが、予告なしで変更する場合がございます。

Storage Condition:

	Sealed bag	Opened *
Storage Temperature	Less than 40 degC	Less than 30 degC
Storage Humidity	Less than 90%RH Non Condensing	Less than 60%RH Non Condensing
Storage Life	12 months	12 months

* MSL rating of this product is 2 (IPC/JEDEC J-STD-033)

保管条件:

	未開封時	開封後 *
保存温度	40°C以下	30°C以下
保存湿度	90%RH以下 (結露なきこと)	60%RH以下 (結露なきこと)
保存期限	12ヶ月以内 (密封後)	12ヶ月以内

* 本製品のMSLレーティングはレベル2です (IPC/JEDEC J-STD-033)