


**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D      November 2022  
 © Flex

### Key Features

- Small Package  
 25.4 x 12.7 x 11.6 mm (1.00 x 0.50 x 0.46 in)
- Flexible solution for dual or single output configuration
- 0.6 V- 5 V output voltage range
- High maximum output current, 40A per output for dual output or 80A for single output
- High efficiency, typ. 92.6% at 12Vin, 5Vout half load
- Current sharing up to 4 modules, 320A
- Control loop with fast load transient response
- Configuration and monitoring via PMBus
- Synchronization and phase spreading
- Meets safety requirements according to IEC/EN/UL 62368-1
- MTBF 18.49 Mh



### General Characteristics

- Configuration support via Flex Power Designer
- Monotonic soft start up
- Input under voltage & over voltage protection
- Output over current & over voltage protection
- Differential remote sense
- Remote control & Power Good
- Output voltage setting via pin-strap or PMBus
- Over temperature protection
- Highly automated manufacturing ensures quality
- ISO 9001/14001 certified supplier

#### Safety Approvals



#### Design for Environment



### Contents

Ordering Information	2
General Information	2
Safety Specification	3
Internal Circuit Diagram	4
Pin Descriptions	5
Typical Application Circuit	6
Absolute Maximum Ratings	8
Electrical Specification	
0.6-5V, 40A / 40A, 200W	BMR 469 0000 Dual output ..... 11
0.6-5V, 80A, 200W	BMR 469 0000 Single output ..... 21
Operating Information	35
Thermal Consideration	41
Mechanical Information	44
Soldering Information	45
Delivery Package Information	46
Product Qualification Specification	47
Appendix – PMBus Commands	48

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

### Ordering Information

Product program	Output
BMR 469 0000/001	0.6 – 5 V, 40A/40A or 80A, 200W

### Product number and Packaging

BMR 469 n <sub>1</sub> n <sub>2</sub> n <sub>3</sub> n <sub>4</sub> /n <sub>5</sub> n <sub>6</sub> n <sub>7</sub> n <sub>8</sub>									
Options	n <sub>1</sub>	n <sub>2</sub>	n <sub>3</sub>	n <sub>4</sub>	/	n <sub>5</sub>	n <sub>6</sub>	n <sub>7</sub>	n <sub>8</sub>
Mounting	0								
Mechanical		0							
Digital interface			0	0					
Configuration file						0	0	0	
Packaging									0

Options	Description
n <sub>1</sub>	0 Surface mount (box pin)
n <sub>2</sub>	0 Open frame
n <sub>3</sub> n <sub>4</sub>	00 Standard variant
n <sub>5</sub> n <sub>6</sub> n <sub>7</sub>	001 Standard configuration (Positive logic)
n <sub>8</sub>	C Tape and reel (1 full reel = 220 pcs products. Sample delivery in lower quantities are available)

Example: Product number BMR 469 0000/001C equals a surface mounted, open frame, PMBus and pin strap, positive RC logic, standard configuration variant with tape & reel packaging.

### General Information

#### Reliability

The failure rate ( $\lambda$ ) and mean time between failures (MTBF =  $1/\lambda$ ) is calculated at max output power and an operating ambient temperature ( $T_A$ ) of +40°C. Flex uses Telcordia SR-332 Issue 4 Method 1 to calculate the mean steady-state failure rate and standard deviation ( $\sigma$ ).

Telcordia SR-332 Issue 4 also provides techniques to estimate the upper confidence levels of failure rates based on the mean and standard deviation.

Mean steady-state failure rate, $\lambda$	Std. deviation, $\sigma$
54 nFailures/h	6.5 nFailures/h

MTBF (mean value) for the BMR469 series = 18.49 Mh.  
MTBF at 90% confidence level = 16.04 Mh

#### Compatibility with RoHS requirements

The products are compatible with the relevant clauses and requirements of the RoHS directive 2011/65/EU and

2015/863 and have a maximum concentration value of 0.1% by weight in homogeneous materials for lead, mercury, hexavalent chromium, PBB, PBDE, DEHP, BBP, DBP, DIBP and of 0.01% by weight in homogeneous materials for cadmium.

Exemptions in the RoHS directive utilized in Flex Power products are found in the Statement of Compliance document.

Flex Power fulfills and will continuously fulfill all its obligations under regulation (EC) No 1907/2006 concerning the registration, evaluation, authorization and restriction of chemicals (REACH) as they enter into force and is through product materials declarations preparing for the obligations to communicate information on substances in the products.

#### Quality Statement

The products are designed and manufactured in an industrial environment where quality systems and methods like ISO 9000, Six Sigma, and SPC are intensively in use to boost the continuous improvements strategy. Infant mortality or early failures in the products are screened out and they are subjected to an ATE-based final test. Conservative design rules, design reviews and product qualifications, plus the high competence of an engaged work force, contribute to the high quality of the products.

#### Warranty

Warranty period and conditions are defined in Flex Power General Terms and Conditions of Sale.

#### Limitation of Liability

Flex Power does not make any other warranties, expressed or implied including any warranty of merchantability or fitness for a particular purpose (including, but not limited to, use in life support applications, where malfunctions of product can cause injury to a person's health or life).

#### © Flex 2020

The information and specifications in this technical specification is believed to be correct at the time of publication. However, no liability is accepted for inaccuracies, printing errors or for any consequences thereof. Flex reserves the right to change the contents of this technical specification at any time without prior notice.

<b>BMR469 series PoL Regulators</b> Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

## Safety Specification

### General information

Flex Power DC/DC converters and DC/DC regulators are designed in accordance with the safety standards IEC 62368-1, EN 62368-1 and UL 62368-1 *Audio/video, information and communication technology equipment - Part 1: Safety requirements*

IEC/EN/UL 62368-1 contains requirements to prevent injury or damage due to the following hazards:

- Electrical shock
- Electrically-caused fire
- Injury caused by hazardous substances
- Mechanically-caused injury
- Skin burn
- Radiation-caused injury

On-board DC/DC converters, Power interface modules and DC/DC regulators are defined as component power supplies. As components they cannot fully comply with the provisions of any safety requirements without “conditions of acceptability”. Clearance between conductors and between conductive parts of the component power supply and conductors on the board in the final product must meet the applicable safety requirements. Certain conditions of acceptability apply for component power supplies with limited stand-off (see Mechanical Information for further information). It is the responsibility of the installer to ensure that the final product housing these components complies with the requirements of all applicable safety standards and regulations for the final product.

Component power supplies for general use shall comply with the requirements in IEC/EN/UL 62368-1. Product related standards, e.g. IEEE 802.3af *Power over Ethernet*, and ETS-300132-2 *Power interface at the input to telecom equipment, operated by direct current (dc)* are based on IEC/EN/UL 60950-1 with regards to safety.

Flex Power DC/DC converters, Power interface modules and DC/DC regulators are UL 62368-1 recognized and certified in accordance with EN 62368-1. The flammability rating for all construction parts of the products meet requirements for V-0 class material according to IEC 60695-11-10, *Fire hazard testing, test flames – 50 W* horizontal and vertical flame test methods.


### Non - isolated DC/DC regulators

The DC/DC regulator output is ES1 energy source if the input source meets the requirements for ES1 according to IEC/EN/UL 62368-1.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
 © Flex

**Internal Circuit Diagram**




**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

### Pin-out Descriptions



Pin layout, bottom view.


Pin	Designation	Type	Function
1, 28	VIN	Power	Input voltage.
2, 24, 27	GND	Power	Power ground.
3	PG0	$\circ$ Push-Pull	Power Good output 0. Asserted high when $V_{out}$ reached PG threshold voltage. See section Power Good. Default is push-pull, it can also be set as an open-drain.
4	PG1	$\circ$ Push-Pull	Power Good output 1. Asserted high when $V_{out}$ reached PG threshold voltage. See section Power Good. Default is push-pull, it can also be set as an open-drain.
5	CTRL0	I	Remote Control. Used to enable/disable the output 0 of the product. See section Remote Control.
6	CTRL1	I	Remote Control. Used to enable/disable the output 1 of the product. See section Remote Control.
7	SYNC	I/O	Clock synchronization input. Used to set the switching frequency. See section Synchronization.
8	GCB	I/O	Group Communication Bus. Used for current sharing, and inter-device communication between multiple modules. See section Group Communication Bus.
9	SA	I	PMBus address pin strap. Used with external resistor to assign a unique PMBus address to the product. May be left open if PMBus is not used. See section PMBus Interface.
10	SCL	I/O	PMBus Clock. Clock for PMBus communication. Requires a pull-up resistor to a 2.5 V to 5.5 V source, the source must be always on. See section PMBus Interface.
11	SDA	I/O	PMBus Data. Data signal for PMBus communication. Requires a pull-up resistor to a 2.5 V to 5.5 V source, the source must be always on. See section PMBus Interface.
12	SALERT	$\circ$	PMBus Alert. Asserted low when any fault or alarms are triggered. Requires a pull-up resistor to a 2.5 V to 5.5 V source, the source must be always on.
13	PREF	Power	Pin-strap reference. Signal ground reference for pin-strap resistors, such as $R_{SYNC}$ , $R_{SA}$ , $R_{CFG}$ , $R_{VSETX}$ .
14	ASCR	I	Control loop configuration settings. Refer to Control Loop (ASCR) Setting
15	CFG	I	Allows to set operating mode and average current limit using a pin strap resistor. Refer to Configuration Setting
16	VSET0	I	Output 0 voltage pin strap. Used with external resistor to set the nominal level and limit of output voltage. See Output Voltage sections.
17	+S0	I	Positive sense for output 0. Connect to output 0 voltage close to the load
18	-S0	I	Negative sense for output 0. Connect to power ground close to the load.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
 © Flex

19	VSET1	I	Output 1 voltage pin strap. Used with external resistor to set the nominal level and limit of output voltage. See Output Voltage sections.
20	-S1	I	Negative sense for output 1. Connect to power ground close to the load.
21	+S1	I	Positive sense for output 1. Connect to output 1 voltage close to the load
22, 23	VOUT0	Power	Output 0.
25, 26	VOUT1	Power	Output 1.

**Typical Application Circuit**



Standalone operation with PMBus communication.



<b>BMR469 series PoL Regulators</b> Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

### Absolute Maximum Ratings

Characteristics		min	typ	max	Unit
T <sub>P1</sub>	Operating temperature (see Thermal Consideration section)	-40	-	125	°C
T <sub>S</sub>	Storage temperature	-40	-	125	°C
V <sub>I</sub>	Input voltage (See Operating Information Section for input and output voltage relations)	-0.3	-	16	V
Logic I/O voltage	CTRL0, CTRL1, SALERT, SCL, SDA, SYNC, GCB, PG0, PG1, SA, ASCR, CFG, VSET0, VSET1	-0.3	-	6.0	V
Ground voltage differential	PREF, GND, -S0, -S1	-0.3	-	0.3	V
Analog pin voltage	+S0, V <sub>o0</sub> , +S1, V <sub>o1</sub>	-0.3	-	6.5	V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the Electrical Specification section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. See technical paper TP023 for details on how data retention time of the Non-Volatile Memory (NVM) of the product is affected by high temperature.

### Configuration File

This product is designed using a digital control circuit. The control circuit uses a configuration file which determines the functionality and performance of the product. The Electrical Specification table shows parameter values of functionality and performance with the Standard configuration, unless otherwise specified. The Standard configuration is designed to fit most application needs. Changes in Standard configuration might be required to optimize performance in specific application. Note that current sharing operation requires changed configuration. See application note AN307 for further information.

### Common Electrical Specification

This section includes parameter specifications common to all product variants within the product series. Typically, these are parameters related to the digital controller of the products. In the table below, PMBus commands for configurable parameters are written in capital letters.

T<sub>P2</sub> = -40 to +85 °C, V<sub>I</sub> = 7.5 to 14 V, unless otherwise specified under Conditions.  
 Typical values given at: T<sub>P2</sub> = +25 °C, V<sub>I</sub> = 12.0 V, max I<sub>O</sub>, unless otherwise specified under Conditions.  
 V<sub>O</sub> defined by pin strap. Standard configuration.

Characteristics		Conditions	min	typ	max	Unit
f <sub>SW</sub> = 1/T <sub>SW</sub>	Switching frequency (default value)			457		kHz
	Switching frequency range, Note 1	PMBus configurable (FREQUENCY_SWITCH) Or pin-strap (SYNC)	400		800	kHz
	Switching frequency set-point accuracy		-5	-	5	%
	External Sync Pulse Width		150			ns
	Input Clock Frequency Drift Tolerance	External sync	-10		10	%

T <sub>INIT</sub>	Initialization Time	From V <sub>I</sub> > 2.7 V to ready to be enabled	50	60	70	ms
T <sub>ONdel_tot</sub>	Output voltage Total On Delay Time	Enable by input voltage	T <sub>INIT</sub> + T <sub>ONdel</sub>			
		Enable by CTRL pin	T <sub>ONdel</sub>			
T <sub>ONdel</sub>	Output voltage On Delay Time	Turn on delay duration	5			ms
		Range PMBus configurable TON_DELAY	0	5000		ms
		Accuracy (actual delay vs set value)	+0/-1			ms
T <sub>OFFdel</sub>	Output voltage Off Delay Time	Turn off delay duration	5			ms
		Range PMBus configurable TOFF_DELAY	0	5000		ms
		Accuracy (actual delay vs set value), Note 3	-0/+1			ms
T <sub>ONrise</sub> / T <sub>OFFfall</sub>	Output voltage On/Off Ramp Time (0-100%-0 of V <sub>O</sub> )	Turn on ramp duration	5			ms
		Turn off ramp duration	5			ms
		Ramp duration range PMBus configurable TON_RISE/TOFF_FALL	0	100		ms
		Ramp time accuracy (actual ramp time vs set value)	±250			µs





**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

Characteristics		Conditions	min	typ	max	Unit
Power Good , PG	PG threshold	Rising		90		% V <sub>O</sub>
		Falling		85		% V <sub>O</sub>
	PG thresholds range	PMBus configurable POWER_GOOD_ON VOUT_UV_FAULT_LIMIT	0		100	% V <sub>O</sub>
	PG delay	From V <sub>O</sub> reaching PG threshold to PG assertion		1		ms
PG delay range	PMBus configurable POWER_GOOD_DELAY	0		500	ms	

Input Under Voltage Protection, IUVP	IUVP threshold			6.4		V
	IUVP threshold range	PMBus configurable VIN_UV_FAULT_LIMIT	6.4		14	V
	IUVP hysteresis			0.4		V
	IUVP hysteresis range	PMBus configurable VIN_UV_WARN_LIMIT	0		7.6	V
	Set point accuracy		-280		280	mV
	Delay			100		µs
	Fault response	VIN_UV_FAULT_RESPONSE	Shutdown, automatic restart, 280 ms. Note 4			
Input Over Voltage Protection, IOVP	IOVP threshold			16		V
	IOVP threshold range	PMBus configurable VIN_OV_FAULT_LIMIT	6.8		16	V
	IOVP hysteresis			1		V
	IOVP hysteresis range	PMBus configurable VIN_OV_WARN_LIMIT	0		8.5	V
	Set point accuracy		-280		280	mV
	Delay			100		µs
	Fault response	VIN_OV_FAULT_RESPONSE	Shutdown, automatic restart, 280 ms. Note 4			
Output voltage Over/Under Voltage Protection, OVP/UVP	UVP threshold			85		% V <sub>O</sub>
	UVP threshold range	PMBus configurable VOUT_UV_FAULT_LIMIT	0		100	% V <sub>O</sub>
	OVP threshold			110		% V <sub>O</sub>
	OVP threshold range	PMBus configurable VOUT_OV_FAULT_LIMIT	100		115	% V <sub>O</sub>
	UVP/OVP response time			10		µs
	Fault response	VOUT_UV_FAULT_RESPONSE VOUT_OV_FAULT_RESPONSE	Shutdown, automatic restart, 280 ms. Note 4			
Over Current Protection, OCP Note 5	OCP threshold range	PMBus configurable IOUT_AVG_OC_FAULT_LIMIT or Pin-strap (CFG)	0		55	A
	Protection delay	PMBus configurable See note 6		5		T <sub>sw</sub>
	Fault response	MFR_IOUT_OC_FAULT_RESPONSE		Latched		
Over Temperature Protection, OTP Position P3 & P4 Note 7	OTP threshold			135		°C
	OTP threshold range	PMBus configurable OT_FAULT_LIMIT	-40		135	°C
	OTP hysteresis	PMBus configurable		15		°C
	Fault response	OT_FAULT_RESPONSE	Shutdown, no automatic restart. Note 4			

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

Characteristics		Conditions	min	typ	max	Unit	
Monitoring accuracy	Input voltage READ_VIN	Full Scale (FS) = 14V	-280		280	mV	
	Output voltage READ_VOUT		-1		1	% V <sub>O</sub>	
	Output current READ_IOUT Note8	T <sub>P2</sub> = 25 °C, V <sub>O</sub> = 1.0 V (for Dual output)			±2.5		A
		T <sub>P2</sub> = 0-85 °C, V <sub>O</sub> = 1.0 V ( for Dual output)			±4		A
		T <sub>P2</sub> = 25 °C, V <sub>O</sub> = 1.0 V (for Single output)			±5		A
		T <sub>P2</sub> = 0-85 °C, V <sub>O</sub> = 1.0 V ( for Single output)			±8		A
	Frequency READ_DUTY_CYCLE		No tolerance, Read value is the actual value applied by PWM controller.				
	Temperature READ_TEMPERATURE_1	Position P1, internal temperature of IC Controller	-10		5	°C	
Temperature READ_TEMPERATURE_3	Position P3 or P4, the highest temperature of smart power stage (T <sub>P3</sub> , T <sub>P4</sub> )	-12		5	°C		

Current difference between products in a current sharing group	Steady state operation	Max 2 x READ_IOUT monitoring accuracy	
Supported number of products in a current sharing group		4	

V <sub>OL</sub>	Logic output low signal level	SCL, SDA, SYNC, GCB, SALERT, PG Sink/source current = 2 mA	0.5	V	
V <sub>OH</sub>	Logic output high signal level		2.25	V	
I <sub>OL</sub>	Logic output low sink current		2	mA	
I <sub>OH</sub>	Logic output high source current		2	mA	
V <sub>IL</sub>	Logic input low threshold	SCL, SDA, CTRL, SYNC, GCB	0.8	V	
V <sub>IH</sub>	Logic input high threshold		2	V	
I <sub>I_LEAK</sub>	Logic leakage current	SCL, SDA, SYNC, GCB, SALERT, PG	-100	100	nA
C <sub>I_PIN</sub>	Logic pin input capacitance	SCL, SDA, CTRL, SYNC, GCB	12		pF
R <sub>I_PU</sub>	Logic pin internal pull-up resistance	SCL, SDA, SALERT, CTRL	No internal pull-up		
		GCB to +5V	47	kΩ	
f <sub>SMB</sub>	SMBus Operating frequency		10	400	kHz
T <sub>BUF</sub>	SMBus Bus free time	STOP bit to START bit See section SMBus – Timing	1.3		us
t <sub>set</sub>	SMBus SDA setup time from SCL	See section SMBus – Timing	100		ns
t <sub>hold</sub>	SMBus SDA hold time from SCL	See section SMBus – Timing	300		ns
	SMBus START/STOP condition setup/hold time from SCL		600		ns
T <sub>low</sub>	SCL low period		1.3		μs
T <sub>high</sub>	SCL high period		0.6		μs

Note 1. There are configuration changes to consider when changing the switching frequency. The switching frequency below 400 kHz is not recommended due to increased ripple current. Changing switching frequency might have other impacts, please check with Flex FAE.

Note 3. The specified accuracy applies for off delay times larger than 4 ms. When setting 0 ms the actual delay will be 0 ms.

Note 4. Automatic restart ~280 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information for other fault response options.

Note 5. The set OCP limit applies per phase. The total OCP limit will be twice the set value for single output. Note that higher OCP threshold than specified may result in damage of the module at OC fault conditions.

Note 6. T<sub>sw</sub> is the switching period.

Note 7. See section Over Temperature Protection (OTP).

Note 8. Monitoring Accuracy of output current is optimized for V<sub>I</sub> = 12 V and V<sub>O</sub> = 1.0 V.

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

**Product Electrical Specification**

**BMR 469 0000**  
**Dual output**

$T_{P2} = -40$  to  $+85$  °C,  $V_I = 7.5$  to  $14$  V, unless otherwise specified under Conditions.

Typical values given at:  $T_{P2} = +25$  °C,  $V_I = 12.0$  V, max  $I_O$ ,  $f_{SW}=457$  kHz, one output is enabled, unless otherwise specified under Conditions.

$V_O$  defined by pin strap. Standard configuration.

Tested with external  $C_{IN} = 2 \times 470$   $\mu$ F/10 m $\Omega$  OS-CON + 8 x 10  $\mu$ F Ceramic,  $C_{OUT} = 4 \times 330$   $\mu$ F/10 m $\Omega$  Polymer + 10 x 100  $\mu$ F Cemaric.

In the test set-up sense lines are connected directly to load and all the output voltage measurements are made on output pins except line and load regulation.

Characteristics		Conditions	min	typ	max	Unit
$V_I$	Input voltage		7.5		14	V
	Input voltage rise time	Monotonic			10	V/ms

$V_O$	Output voltage with $V_{SET}$ pin open			1.2		V	
	Output voltage adjustment range			0.60	5	V	
	Output voltage adjustment including PMBus margining			0.54		5.5	V
	Output voltage set-point resolution				$\pm 0.025$	% $V_O$	
	Output voltage accuracy, Note 9		Incl. line, load, temp.	-1		+1	% $V_O$
	Internal resistance +S/-S to VOUT/GND				47		$\Omega$
	+S bias current			-100	20	100	$\mu$ A
	-S bias current				20		$\mu$ A
	Line regulation	$I_O = \text{max } I_O$	$V_O = 0.6$ V		1		mV
			$V_O = 1.0$ V		1		
$V_O = 1.8$ V			2				
$V_O = 2.5$ V			3				
$V_O = 3.3$ V			2				
$V_O = 5.0$ V			5				
Load regulation	$I_O = 0 - 100\%$	$V_O = 0.6$ V		1		mV	
		$V_O = 1.0$ V		1			
		$V_O = 1.8$ V		2			
		$V_O = 2.5$ V		2			
		$V_O = 3.3$ V		2			
		$V_O = 5.0$ V		5			
$V_{Oac}$	Output ripple & noise (up to 20 MHz bandwidth)		$V_O = 0.6$ V		4.0	mVp-p	
			$V_O = 1.0$ V		5.6		
			$V_O = 1.8$ V		6.2		
			$V_O = 2.5$ V		7.7		
			$V_O = 3.3$ V		7.4		
			$V_O = 5$ V		8.1		

$I_O$	Output current (each output)		$V_O = 0.6$ V	0	40	A
			$V_O = 1.0$ V	0	40	
			$V_O = 1.8$ V	0	35	
			$V_O = 2.5$ V	0	32.5	
			$V_O = 3.3$ V	0	30	
			$V_O = 5$ V	0	20	
$I_{lim}$	Current limit threshold		Test value with setting OCP threshold = 55 A		53.1	A

$\eta$	Efficiency	50% of max $I_O$	$V_O = 0.6$ V	84.2	%
			$V_O = 1.0$ V	89.1	
$V_O = 1.8$ V	92.1				
$V_O = 2.5$ V	92.8				
$V_O = 3.3$ V	93.2				
$V_O = 5.0$ V	92.6				
		$I_O = \text{max } I_O$	$V_O = 0.6$ V	84.1	%
		$V_O = 1.0$ V	88.8		



<b>BMR469 series PoL Regulators</b> Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

			$V_o = 1.8\text{ V}$ $V_o = 2.5\text{ V}$ $V_o = 3.3\text{ V}$ $V_o = 5.0\text{ V}$	93.4 94.0 94.0 94.8	
$P_d$	Power dissipation at max $I_o$		$V_o = 0.6\text{ V}$ $V_o = 1.0\text{ V}$ $V_o = 1.8\text{ V}$ $V_o = 2.5\text{ V}$ $V_o = 3.3\text{ V}$ $V_o = 5.0\text{ V}$	4.6 5.1 5.3 5.8 6.4 5.5	W
$P_{ii}$	Input idling power	$I_o = 0$	$V_o = 0.6\text{ V}$ $V_o = 1.0\text{ V}$ $V_o = 1.8\text{ V}$ $V_o = 2.5\text{ V}$ $V_o = 3.3\text{ V}$ $V_o = 5.0\text{ V}$	1.2 1.3 1.6 2.1 2.4 3.3	W
$P_{CTRL}$	Input standby power		Turned off with CTRL-pin	0.55	W

Note 9. For  $V_o < 1.0\text{ V}$  accuracy is +/-10 mV.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 0.6 V$**


Standard configuration unless otherwise specified,  
 $T_{P2} = +25^\circ C$ , one output is enabled.

**BMR 469 0000**  
**Dual output**


**Efficiency**




**Power Dissipation**




**Output Current Derating**




**Load Regulation**



**Output Ripple and Noise**



**Transient Response**



**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 1.0\text{ V}$**


Standard configuration unless otherwise specified,  
 $T_{P2}=+25\text{ }^\circ\text{C}$ , one output is enabled.

**BMR 469 0000**  
**Dual output**


**Efficiency**




**Power Dissipation**




**Output Current Derating**




**Load Regulation**



**Output Ripple and Noise**



**Transient Response**



**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 1.8\text{ V}$**


Standard configuration unless otherwise specified,  
 $T_{P2}=+25\text{ }^\circ\text{C}$ , one output is enabled.

**BMR 469 0000**  
**Dual output**


**Efficiency**




**Power Dissipation**




**Output Current Derating**




**Load Regulation**



**Output Ripple and Noise**



**Transient Response**



**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 2.5\text{ V}$**


Standard configuration unless otherwise specified,  
 $T_{P2}=+25\text{ }^\circ\text{C}$ , one output is enabled.

**BMR 469 0000**  
**Dual output**


**Efficiency**




**Power Dissipation**




**Output Current Derating**




**Load Regulation**



**Output Ripple and Noise**



**Transient Response**





**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 3.3\text{ V}$**


Standard configuration unless otherwise specified,  
 $T_{P2}=+25\text{ }^\circ\text{C}$ , one output is enabled.

**BMR 469 0000**  
**Dual output**


**Efficiency**




**Power Dissipation**




**Output Current Derating**




**Load Regulation**



**Output Ripple and Noise**



**Transient Response**



**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 5.0\text{ V}$**


Standard configuration unless otherwise specified,  
 $T_{P2}=+25\text{ }^\circ\text{C}$ , one output is enabled.

**BMR 469 0000**  
**Dual output**


**Efficiency**




**Power Dissipation**




**Output Current Derating**




**Load Regulation**



**Output Ripple and Noise**



**Transient Response**



**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Characteristics**

Standard configuration,  $T_{P2} = +25\text{ }^{\circ}\text{C}$ , one output is enabled.


**BMR 469 0000**  
**Dual output**

**Efficiency vs. Output Current and Switching Frequency**




Efficiency vs. load current and switching frequency at  $V_I = 12\text{ V}$ ,  $V_O = 1.0\text{ V}$ ,  $C_O = 4 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 10 \times 100\text{ }\mu\text{F}$ . Frequency changed by PMBus command FREQUENCY\_SWITCH.

**Power Dissipation vs. Output Current and Switching Frequency**




Dissipated power vs. load current and switching frequency at  $V_I = 12\text{ V}$ ,  $V_O = 1.0\text{ V}$ ,  $C_O = 4 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 10 \times 100\text{ }\mu\text{F}$ . Frequency changed by PMBus command FREQUENCY\_SWITCH.

**Output Ripple vs. Switching Frequency**



Output voltage ripple  $V_{pk-pk}$  vs. switching frequency at  $V_I = 12\text{ V}$ ,  $I_O = \text{max } I_O$ ,  $C_O = 4 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 10 \times 100\text{ }\mu\text{F}$ . Frequency changed by PMBus command FREQUENCY\_SWITCH.

**Load Transient vs. ASCR Gain and External Output Capacitance**



Load transient peak voltage deviation vs. ASCR gain and external capacitance. Step (10–30–10 A).  $V_I = 12\text{ V}$ ,  $V_O = 1.0\text{ V}$ ,  $f_{sw} = 457\text{ kHz}$ , ASCR residual = 82,  $di/dt = 2\text{ A}/\mu\text{s}$ . ASCR gain changed by PMBus command ASCR\_CONFIG.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical On/Off Characteristics**

Standard configuration,  $T_{P2} = +25\text{ }^{\circ}\text{C}$ ,  $V_O = 1.0\text{ V}$ , one output is enabled.


**BMR 469 0000**  
**Dual output**

**Enable by input voltage – PG Push-Pull (default)**




Output enabled by applying  $V_i$ .  $V_i = 12\text{ V}$ ,  $I_o = 40\text{ A}$ .  
 $TON\_DELAY = TON\_RISE = 5\text{ ms}$ ,  $POWER\_GOOD\_DELAY = 1\text{ ms}$ .  
 $USER\_CONFIG = 0x1084$  (page0) /  $0x10A4$  (page1) (default).  
 Scale from top: 10, 0.5, 2 V/div, 20 ms/div.

**Disable by input voltage – PG Push-Pull (default)**



Output disabled by removing  $V_i$ .  $V_i = 12\text{ V}$ ,  $I_o = 40\text{ A}$ .  
 Scale from top: 10, 0.5, 2 V/div, 20 ms/div.

**Enable by CTRL pin**



Output enabled by CTRL pin.  $V_i = 12\text{ V}$ ,  $I_o = 40\text{ A}$ .  
 $TON\_DELAY = TON\_RISE = 5\text{ ms}$ ,  $POWER\_GOOD\_DELAY = 1\text{ ms}$ .  
 Scale from top: 5, 0.5, 2 V/div, 20 ms/div.

**Disable by CTRL pin**



Output disabled by CTRL pin.  $V_i = 12\text{ V}$ ,  $I_o = 40\text{ A}$ .  
 Scale from top: 5, 0.5, 2 V/div, 20 ms/div.

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

**Product Electrical Specification**

**BMR 469 0000**  
**Single output**

$T_{P2} = -40$  to  $+85$  °C,  $V_I = 7.5$  to  $14$  V, unless otherwise specified under Conditions.

Typical values given at:  $T_{P2} = +25$  °C,  $V_I = 12.0$  V, max  $I_O$ ,  $f_{SW} = 457$  kHz, unless otherwise specified under Conditions.

$V_O$  defined by pin strap. Standard configuration.

Tested with external  $C_{IN} = 2 \times 470$   $\mu$ F/10 m $\Omega$  OS-CON +  $10 \times 10$   $\mu$ F,  $C_{OUT} = 8 \times 330$   $\mu$ F/10 m $\Omega$  Polymer +  $20 \times 100$   $\mu$ F.

In the test set-up sense lines are connected directly to load on and all the output voltage measurements are made on output pins except line and load regulation.

Characteristics		Conditions	min	typ	max	Unit	
$V_O$	Output voltage without VSET pin-strap			1.2		V	
	Output voltage adjustment range		0.60		5	V	
	Output voltage adjustment including PMBus margining		0.54		5.5	V	
	Output voltage set-point resolution			$\pm 0.025$		% $V_O$	
	Output voltage accuracy, Note 9		Incl. line, load, temp.	-1		+1	% $V_O$
	Internal resistance +S/-S to VOUT/GND				47	$\Omega$	
	+S bias current			-100	20	100	$\mu$ A
	-S bias current				20		$\mu$ A
	Line regulation	$I_O = \text{max } I_O$	$V_O = 0.6$ V		1		mV
			$V_O = 1.0$ V		2		
$V_O = 1.8$ V			2				
$V_O = 2.5$ V			3				
$V_O = 3.3$ V			3				
$V_O = 5.0$ V			5				
Load regulation	$I_O = 0 - 100\%$	$V_O = 0.6$ V		1		mV	
		$V_O = 1.0$ V		1			
		$V_O = 1.8$ V		1			
		$V_O = 2.5$ V		2			
		$V_O = 3.3$ V		3			
		$V_O = 5.0$ V		4			
$V_{Oac}$	Output ripple & noise (up to 20 MHz bandwidth)		$V_O = 0.6$ V		3.4	mVp-p	
			$V_O = 1.0$ V		4.5		
			$V_O = 1.8$ V		5.8		
			$V_O = 2.5$ V		7.7		
			$V_O = 3.3$ V		7.6		
			$V_O = 5$ V		10.8		

$I_O$	Output current	$V_O = 0.6$ V	0	80	A
		$V_O = 1.0$ V	0	80	
		$V_O = 1.8$ V	0	70	
		$V_O = 2.5$ V	0	65	
		$V_O = 3.3$ V	0	60	
		$V_O = 5$ V	0	40	
$I_{lim}$	Current limit threshold	Test value with setting OCP threshold = 55 A per phase		101.2	A

$\eta$	Efficiency	50% of max $I_O$	$V_O = 0.6$ V	86.4	%
			$V_O = 1.0$ V	90.6	
			$V_O = 1.8$ V	93.1	
			$V_O = 2.5$ V	94.0	
			$V_O = 3.3$ V	94.7	
			$V_O = 5.0$ V	93.9	
		$I_O = \text{max } I_O$	$V_O = 0.6$ V	85.1	%
			$V_O = 1.0$ V	89.7	
			$V_O = 1.8$ V	93.2	
			$V_O = 2.5$ V	94.4	
			$V_O = 3.3$ V	95.2	

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

			$V_o = 5.0\text{ V}$	95.9	
$P_d$	Power dissipation at max $I_o$		$V_o = 0.6\text{ V}$	8.6	W
			$V_o = 1.0\text{ V}$	9.3	
			$V_o = 1.8\text{ V}$	9.2	
			$V_o = 2.5\text{ V}$	9.7	
			$V_o = 3.3\text{ V}$	10.1	
			$V_o = 5.0\text{ V}$	8.6	
$P_{ii}$	Input idling power	$I_o = 0$	$V_o = 0.6\text{ V}$	1.8	W
			$V_o = 1.0\text{ V}$	1.9	
			$V_o = 1.8\text{ V}$	2.7	
			$V_o = 2.5\text{ V}$	3.5	
			$V_o = 3.3\text{ V}$	4.4	
			$V_o = 5.0\text{ V}$	6.1	
$P_{CTRL}$	Input standby power		Turned off with CTRL-pin	0.54	W

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 0.6\text{ V}$**

Standard configuration unless otherwise specified,  $T_{P2}=+25\text{ }^\circ\text{C}$


**BMR 469 0000**  
**Single output**

**Efficiency**




Efficiency vs. load current and input voltage.

**Power Dissipation**




Dissipated power vs. load current and input voltage.

**Output Current Derating**




Available load current vs. ambient air temperature and airflow at  $V_I = 12\text{ V}$ .

**Load Regulation**



Output voltage vs load current.

**Output Ripple and Noise**



Fundamental output voltage ripple at  $V_I = 12\text{ V}$ ,  $I_O = 80\text{ A}$ ,  
 $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$   
 Scale: 10 mV/div, 1  $\mu\text{s}/\text{div}$ , 20 MHz bandwidth.  
 See section Output Ripple and Noise.

**Transient Response**



Output voltage response to load current step change (25%–75%–25%) at  $V_I = 12\text{ V}$ ,  $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ ,  $di/dt = 2\text{ A}/\mu\text{s}$ ,  
 ACSR Gian=219 and ASCR Residual=82.  
 Scale from top: 50 mV/div, 20 A/div, 200  $\mu\text{s}/\text{div}$ .  
 Note: Sense pins are connected to load.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 1.0\text{ V}$**

Standard configuration unless otherwise specified,  $T_{P2}=+25\text{ }^\circ\text{C}$


**BMR 469 0000**  
**Single output**

**Efficiency**




Efficiency vs. load current and input voltage.

**Power Dissipation**




Dissipated power vs. load current and input voltage.

**Output Current Derating**




Available load current vs. ambient air temperature and airflow at  $V_I = 12\text{ V}$ .

**Load Regulation**



Output voltage vs load current.

**Output Ripple and Noise**



Fundamental output voltage ripple at  $V_I = 12\text{ V}$ ,  $I_O = 80\text{ A}$ ,  
 $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$   
 Scale: 10 mV/div, 1  $\mu\text{s}$ /div, 20 MHz bandwidth.  
 See section Output Ripple and Noise.

**Transient Response**



Output voltage response to load current step change (25%–75%–25%) at  $V_I = 12\text{ V}$ ,  $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ ,  $di/dt = 2\text{ A}/\mu\text{s}$ ,  
 ACSR Gian=219 and ASCR Residual=82.  
 Scale from top: 50 mV/div, 20 A/div, 200  $\mu\text{s}$ /div.  
 Note: Sense pins are connected to load.



**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 1.8\text{ V}$**

Standard configuration unless otherwise specified,  $T_{P2}=+25\text{ }^\circ\text{C}$


**BMR 469 0000**  
**Single output**

**Efficiency**




Efficiency vs. load current and input voltage.

**Power Dissipation**




Dissipated power vs. load current and input voltage.

**Output Current Derating**




Available load current vs. ambient air temperature and airflow at  $V_I = 12\text{ V}$ .

**Load Regulation**



Output voltage vs load current.

**Output Ripple and Noise**



Fundamental output voltage ripple at  $V_I = 12\text{ V}$ ,  $I_O = 70\text{ A}$ ,  $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$   
 Scale: 10 mV/div, 1  $\mu\text{s}$ /div, 20 MHz bandwidth.  
 See section Output Ripple and Noise.

**Transient Response**



Output voltage response to load current step change (25%–75%–25%) at  $V_I = 12\text{ V}$ ,  $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ ,  $di/dt = 2\text{ A}/\mu\text{s}$ ,  $ACSR\text{ Gian}=219$  and  $ASCR\text{ Residual}=82$ .  
 Scale from top: 50 mV/div, 20 A/div, 200  $\mu\text{s}$ /div.  
 Note: Sense pins are connected to load.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 2.5\text{ V}$**

Standard configuration unless otherwise specified,  $T_{P2}=+25\text{ }^\circ\text{C}$


**BMR 469 0000**  
**Single output**

**Efficiency**




Efficiency vs. load current and input voltage.

**Power Dissipation**




Dissipated power vs. load current and input voltage.

**Output Current Derating**




Available load current vs. ambient air temperature and airflow at  $V_I = 12\text{ V}$ .

**Load Regulation**



Output voltage vs load current.

**Output Ripple and Noise**



Fundamental output voltage ripple at  $V_I = 12\text{ V}$ ,  $I_O = 65\text{ A}$ ,  $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$   
 Scale: 10 mV/div, 1  $\mu\text{s}$ /div, 20 MHz bandwidth.  
 See section Output Ripple and Noise.

**Transient Response**



Output voltage response to load current step change (25%–75%–25%) at  $V_I = 12\text{ V}$ ,  $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ ,  $di/dt = 2\text{ A}/\mu\text{s}$ ,  $ACSR\text{ Gain}=219$  and  $ASCR\text{ Residual}=82$ .  
 Scale from top: 50 mV/div, 20 A/div, 500  $\mu\text{s}$ /div.  
 Note: Sense pins are connected to load.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 3.3\text{ V}$**

Standard configuration unless otherwise specified,  $T_{P2}=+25\text{ }^\circ\text{C}$


**BMR 469 0000**  
**Single output**

**Efficiency**




Efficiency vs. load current and input voltage.

**Power Dissipation**




Dissipated power vs. load current and input voltage.

**Output Current Derating**




Available load current vs. ambient air temperature and airflow at  $V_I = 12\text{ V}$ .

**Load Regulation**




Output voltage vs load current.

**Output Ripple and Noise**



Fundamental output voltage ripple at  $V_I = 12\text{ V}$ ,  $I_O = 60\text{ A}$ ,  
 $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$   
 Scale: 10 mV/div, 1  $\mu\text{s}/\text{div}$ , 20 MHz bandwidth.  
 See section Output Ripple and Noise.

**Transient Response**



Output voltage response to load current step change (25%–75%–25%) at  $V_I = 12\text{ V}$ ,  $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ ,  $di/dt = 2\text{ A}/\mu\text{s}$ ,  
 ACSR Gian=219 and ASCR Residual=82.  
 Scale from top: 50 mV/div, 20 A/div, 1 ms/div.  
 Note: Sense pins are connected to load.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Output Characteristics,  $V_O = 5.0\text{ V}$**

Standard configuration unless otherwise specified,  $T_{P2}=+25\text{ }^\circ\text{C}$


**BMR 469 0000**  
**Single output**

**Efficiency**




Efficiency vs. load current and input voltage.

**Power Dissipation**




Dissipated power vs. load current and input voltage.

**Output Current Derating**




Available load current vs. ambient air temperature and airflow at  $V_I = 12\text{ V}$ .

**Load Regulation**




Output voltage vs load current.

**Output Ripple and Noise**



Fundamental output voltage ripple at  $V_I = 12\text{ V}$ ,  $I_O = 40\text{ A}$ ,  
 $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$   
 Scale: 10 mV/div, 1  $\mu\text{s}/\text{div}$ , 20 MHz bandwidth.  
 See section Output Ripple and Noise.

**Transient Response**



Output voltage response to load current step change (25%–75%–25%) at  $V_I = 12\text{ V}$ ,  $C_{OUT} = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ ,  $di/dt = 2\text{ A}/\mu\text{s}$ ,  
 ACSR Gian=100 and ASCR Residual=82.  
 Scale from top: 50 mV/div, 10 A/div, 1 ms/div.  
 Note: Sense pins are connected to load.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D November 2022  
 © Flex

**Typical Characteristics**

Standard configuration,  $T_{P2} = +25\text{ }^{\circ}\text{C}$


**BMR 469 0000**  
**Single output**

**Efficiency vs. Output Current and Switching Frequency**




Efficiency vs. load current and switching frequency at  $V_I = 12\text{ V}$ ,  $V_O = 1.0\text{ V}$ ,  $C_O = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ . Frequency changed by PMBus command FREQUENCY\_SWITCH.

**Power Dissipation vs. Output Current and Switching Frequency**




Dissipated power vs. load current and switching frequency at  $V_I = 12\text{ V}$ ,  $V_O = 1.0\text{ V}$ ,  $C_O = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ . Frequency changed by PMBus command FREQUENCY\_SWITCH.

**Output Ripple vs. Switching Frequency**



Output voltage ripple  $V_{pk-pk}$  vs. switching frequency at  $V_I = 12\text{ V}$ ,  $I_O = \text{max } I_O$ ,  $C_O = 8 \times 330\text{ }\mu\text{F}/10\text{ m}\Omega + 20 \times 100\text{ }\mu\text{F}$ . Frequency changed by PMBus command FREQUENCY\_SWITCH.

**Load Transient vs. ASCR Gain and External Output Capacitance**



Load transient peak voltage deviation vs. ASCR gain and external capacitance. Step (20–60–20 A).  $V_I = 12\text{ V}$ ,  $V_O = 1.0\text{ V}$ ,  $f_{sw} = 457\text{ kHz}$ , ASCR residual = 82,  $di/dt = 2\text{ A}/\mu\text{s}$ . ASCR gain changed by PMBus command ASCR\_CONFIG.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022


© Flex

**Typical On/Off Characteristics**

Standard configuration,  $T_{P2} = +25\text{ }^{\circ}\text{C}$ ,  $V_O = 1.0\text{ V}$


**BMR 469 0000**  
**Single output**

**Enable by input voltage – PG Push-Pull (default)**




Output enabled by applying  $V_i$ .  $V_i = 12\text{ V}$ ,  $I_o = 80\text{ A}$ .  
 $TON\_DELAY = TON\_RISE = 5\text{ ms}$ ,  $POWER\_GOOD\_DELAY = 1\text{ ms}$ .  
 $USER\_CONFIG = 0x1084$  (page0) /  $0x10A4$  (page1) (default).  
 Scale from top: 10, 0.5, 2 V/div, 20 ms/div.

**Disable by input voltage – PG Push-Pull (default)**




Output disabled by removing  $V_i$ .  $V_i = 12\text{ V}$ ,  $I_o = 80\text{ A}$ .  
 Scale from top: 10, 0.5, 2 V/div, 20 ms/div.

**Enable by CTRL pin**



Output enabled by CTRL pin.  $V_i = 12\text{ V}$ ,  $I_o = 80\text{ A}$ .  
 $TON\_DELAY = TON\_RISE = 5\text{ ms}$ ,  $POWER\_GOOD\_DELAY = 1\text{ ms}$ .  
 Scale from top: 5, 0.5, 2 V/div, 20 ms/div.

**Disable by CTRL pin**



Output disabled by CTRL pin.  $V_i = 12\text{ V}$ ,  $I_o = 80\text{ A}$ .  
 Scale from top: 5, 0.5, 2 V/div, 20 ms/div.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W


1/28701-BMR469 Rev.D

November 2022

© Flex


**Output Ripple and Noise**

Output ripple and noise are measured according to figure below. A 50 mm conductor works as a small inductor forming together with the two capacitances a damped filter.



*Output ripple and noise test set-up.*

The default loop compensation setting is designed to provide stability, accurate line and load regulation and good transient performance for a wide range of operating conditions (switching frequency, input voltage, output voltage, output capacitance). Inherent from the implementation and normal to the product there will be some low frequency ripple at the output, in addition to the fundamental switching frequency output ripple. This low frequency ripple is not related to instability of control loop. The total output ripple and noise is maintained at a low level.



*Example of low frequency ripple at the output.*

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

## PMBus Interface

### Power Management Overview

This product incorporates a wide range of configurable power management features that are simple to implement with a minimum of external components. Additionally, the product includes protection features that continuously safeguard the load from damage due to unexpected system faults.

The product's standard configuration is suitable for a wide range of operation in terms of input voltage, output voltage, and load. The configuration is stored in an internal Non-Volatile Memory (NVM). All power management functions can be reconfigured using the PMBus interface.

Throughout this document, different PMBus commands are referenced. A detailed description of each command is provided in the appendix at the end of this specification.

The Flex Power Designer software suite can be used to configure and monitor this product via the PMBus interface. For more information please contact your local Flex sales representative.

### SMBus Interface

The product can be used with any standard two-wire I<sup>2</sup>C or SMBus host device. See Electrical Specification for allowed clock frequency range. In addition, the product is compatible with PMBus version 1.2 and includes an SALERT line to help mitigate limitations related to continuous fault monitoring. The PMBus signals SCL, SDA and SALERT require passive pull-up resistors as stated in the SMBus Specification. Pull-up resistors are required to guarantee the rise time as follows:

$$\tau = R_p C_p \leq 1\mu s$$

where  $R_p$  is the pull-up resistor value and  $C_p$  is the bus loading. The maximum allowed bus load is 400 pF. The pull-up resistor should be tied to an external supply voltage in range from 2.5 to 5.5 V, which should be present prior to or during power-up. If the proper power supply is not available, voltage dividers may be applied. Note that in this case, the resistance in the equation above corresponds to parallel connection of the resistors forming the voltage divider. See application note AN304 for details on interfacing the product with a microcontroller.

### PMBus Addressing (SA)

The SMBus address should be configured by resistor connected between the SA pins and the PREF pin, as shown in the Typical Application Circuit. Recommended resistor values for hard-wiring PMBus addresses are shown in the table below. 1% tolerance resistors are required.

R <sub>SA</sub> [kΩ]	SMBus ADDRESS	R <sub>SA</sub> [kΩ]	SMBus ADDRESS
LOW	40h	42.2	51h
OPEN	42h	46.4	52h
10	41h	51.1	53h
11	43h	56.2	54h
12.1	44h	61.9	55h
13.3	45h	68.1	56h
14.7	46h	75	57h
16.2	47h	82.5	58h
17.8	48h	90.9	59h
19.6	49h	100	5Ah
21.5	4Ah	110	5Bh
23.7	61h	121	5Ch
26.1	4Ch	133	5Dh
28.7	4Dh	147	5Eh
31.6	4Eh	162	5Fh
34.8	4Fh	178	60h
38.3	50h		

When operating in 2-channel (dual output) mode, care must be taken when using sequential PMBus address. Since GCB addresses are automatically set using the PMBus address, it is possible for a device with a PMBus address immediately after a 2-channel BMR469 to be automatically configured with the same GCB address as one of the BMR469 channels, which could cause unintended operating modes. For this reason, do not use the next higher PMBus address when using the BMR469 as a 2-channel. The SMBus address cannot be changed with a PMBus command.

Low = Shorted to PREF

Open = High impedance

### Reserved Addresses

Addresses listed in the table below are reserved or assigned according to the SMBus specification and may not be usable. Refer to the SMBus specification for further information.

Address	Comment
0x00	General Call Address / START byte
0x01	CBUS address
0x02	Address reserved for different bus format
0x03 - 0x07	Reserved for future use
0x08	SMBus Host
0x09 - 0x0B	Assigned for Smart Battery
0x0C	SMBus Alert Response Address
0x28	Reserved for ACCESS.bus host



**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

0x2C - 0x2D	Reserved by previous versions of the SMBus specification
0x37	Reserved for ACCESS.bus default address
0x61	SMBus Device Default Address
0x78 - 0x7B	10-bit slave addressing
0x7C - 0x7F	Reserved for future use

**Monitoring via PMBus**

It is possible to continuously monitor a wide variety of parameters through the PMBus interface. These include, but are not limited to, the parameters listed in the table below.

Parameter	PMBus Command
Input voltage	READ_VIN
Output voltage	READ_VOUT
Output current	READ_IOUT
Controller temperature (T <sub>P1</sub> )	READ_TEMPERATURE_1
Highest temperature of smart power stage (T <sub>P3</sub> or T <sub>P4</sub> )	READ_TEMPERATURE_3
Switching frequency	READ_FREQUENCY
Duty cycle	READ_DUTY_CYCLE

**Monitoring Faults**

Fault conditions can be detected using the SALERT pin, which will be asserted low when any number of pre-configured fault or warning conditions occurs. The SALERT pin will be held low until faults and/or warnings are cleared by the CLEAR\_FAULTS command, or until the output voltage has been re-enabled. It is possible to mask which fault conditions should not assert the SALERT pin by the command MFR\_SMBALERT\_MASK.

In response to the SALERT signal, the user may read a number of status commands to find out what fault or warning condition occurred, see table below.

Fault & Warning Status	PMBus Command
Overview, Power Good	STATUS_WORD STATUS_BYTE
Output voltage level	STATUS_VOUT
Output current level	STATUS_IOUT
Input voltage level	STATUS_INPUT
Temperature level	STATUS_TEMPERATURE
PMBus communication	STATUS_CML
Miscellaneous	STATUS_MFR_SPECIFIC

**Snapshot Parameter Capture**

This product offers a special feature that enables the user to capture parametric data during normal operation by a single


PMBus command SNAPSHOT. The following parameters are stored:

- Input voltage
- Output voltage
- Output current
- Controller temperature
- Smart power stage temperature
- Switching frequency
- Duty cycle
- Status and fault information

When a fault occurs the Snapshot functionality will automatically store this parametric data to NVM. The data can be retrieved for failure analysis. It is possible to select which faults will trigger a store to NVM by the PMBus command SNAPSHOT\_FAULT\_MASK.

See application note AN320 for details on using the Snapshot feature.

**PMBus / I2C Timing**



Setup and hold times timing diagram.

The setup time, t<sub>set</sub>, is the time data, SDA, must be stable before the rising edge of the clock signal, SCL. The hold time t<sub>hold</sub>, is the time data, SDA, must be stable after the falling edge of the clock signal, SCL. If these times are violated incorrect data may be captured or meta-stability may occur and the bus communication may fail. All standard SMBus protocols must be followed, including clock stretching. Refer to the SMBus specification, for SMBus electrical and timing requirements.

This product does not support the BUSY flag in the status commands to indicate product being too busy for SMBus response. Instead a bus-free time delay according to this specification must occur between every SMBus transmission (between every stop & start condition). The product supports PEC (Packet Error Checking) according to the SMBus specification.

When sending subsequent commands to the same module, it is recommended to insert additional delays according to the table below.

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

After sending PMBus Command	Required delay before additional command
STORE_USER_ALL	100 ms
STORE_DEFAULT_ALL	
RESTORE_USER_ALL	100 ms
RESTORE_DEFAULT_ALL	
VOUT_MAX	10 ms
Any other command	2 ms after reading 10 ms after writing

**Non-Volatile Memory (NVM)**

The product incorporates two Non-Volatile Memory areas for storage of the PMBus command values; the Default NVM and the User NVM.

The Default NVM is pre-loaded with Flex factory default values. The Default NVM is write-protected and can be used to restore the Flex factory default values through the command RESTORE\_DEFAULT\_ALL.




Illustration of memory areas of the product.

The User NVM is pre-loaded with Flex factory default values. The User NVM is writable and open for customization. The values in NVM are loaded during initialization according to section Initialization Procedure, whereafter commands can be changed through the PMBus Interface. The STORE\_USER\_ALL command will store the changed parameters to the User NVM.

**Command Protection**

The user may write-protect specific PMBus commands in the User NVM by using the command UNPROTECT.

**Initialization Procedure**

The product follows an internal initialization procedure after power is applied to the VIN pins:

1. Self test and memory check.
2. The address pin-strap resistor is measured and the associated PMBus address is defined.
3. The CFG pin-strap resistor is measured and the associated operating mode and average current limit are defined.
4. The output voltage pin-strap resistor is measured and the associated output voltage level will be loaded to operational RAM of PMBus command VOUT\_COMMAND.
5. The SYNC pin-strap resistor is measured and the associated switching frequency will be loaded to operational RAM of PMBus command FREQUENCY\_SWITCHING.
6. Flex factory default values stored in Default NVM memory are loaded to operational RAM. This overwrites any previously loaded values.
7. Values stored in the User NVM are loaded into operational RAM memory. This overwrites any previously loaded values (e.g. VOUT\_COMMAND by pin-strap).

Once this procedure is completed and the Initialization Time has passed (see Electrical Specification), the output voltage is ready to be enabled using the CTRL pin. The product is also ready to accept commands via the PMBus interface, which in case of writes will overwrite any values loaded during the initialization procedure.




Illustration of Initialization time.

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

## Operating Information

### Input Voltage

The input voltage range 7.5-14V makes the product easy to use in intermediate bus applications when powered by a non-regulated bus converter or a regulated bus converter.

### Input Under Voltage Protection (IUVP)

The product monitors the input voltage and will turn-on and turn-off at configured thresholds (see Electrical Specification). The turn-on input voltage threshold is set higher than the corresponding turn-off threshold. Hence, there is a hysteresis between turn-on and turn-off input voltage levels. Once the input voltage falls below the turn-off threshold, the device can respond in several ways as follows:

1. Immediate and definite shutdown of output voltage until the fault is cleared by PMBus command CLEAR\_FAULTS or the output voltage is re-enabled.
2. Immediate shutdown of output voltage while the input voltage is below the turn-off threshold. Operation resumes automatically and the output is enabled when the input voltage has risen above the turn-on threshold.

The default response is option 2. The IUVP function can be reconfigured using the PMBus commands VIN\_UV\_FAULT\_LIMIT (turn-off threshold), VIN\_UV\_WARN\_LIMIT (turn-on threshold) and VIN\_UV\_FAULT\_RESPONSE.

For products configured to operate in current sharing mode, response option 1 will always be used, regardless of VIN\_UV\_FAULT\_RESPONSE command settings.

### Input Over Voltage Protection (IOVP)

The product monitors the input voltage continuously and will respond as configured when the input voltage rises above the configured threshold level (see Electrical Specification). Refer to section "Input Under Voltage Protection" for functionality, response configuration options and default setting.


The IOVP function can be reconfigured using the PMBus commands VIN\_OV\_FAULT\_LIMIT (turn-off threshold), VIN\_OV\_WARN\_LIMIT (turn-on threshold) and VIN\_OV\_FAULT\_RESPONSE.

### Input and Output Impedance

The impedance of both the input source and the load will interact with the impedance of the product. It is important that the input source has low characteristic impedance. If the input voltage source contains significant inductance, the addition of a capacitor with low ESR at the input of the product will ensure stable operation.

### External Input Capacitors

When product operate in a two-phase (single output) mode which gives lower input ripple than a single phase design, see picture below. Thus, ripple-current-rating requirements for the input capacitors are lower relatively to a single phase converter.



The input ripple RMS current in a buck converter can be estimated to

$$I_{inputRMS} = I_{load} \sqrt{D(1-D)} \quad (\text{valid for } D < 1, \text{ single-phase})$$

$$I_{inputRMS} = I_{load} \sqrt{D(0.5-D)} \quad (\text{valid for } D < 0.5, \text{ two-phase})$$

Other multi-phase cases can refer to FPD software.

Where  $I_{load}$  is the output load current and  $D$  is the duty cycle. The maximum input ripple current becomes  $I_{load}/4$  for two-phase from  $I_{load}/2$  for single-phase. The ripple current is divided into three parts, i.e., currents in the input source, external input capacitor, and internal input capacitor. How the current is divided depends on the impedance of the input source, ESR and capacitance values in the capacitors.

For most applications non-tantalum capacitors are preferred due to the robustness of such capacitors to accommodate high inrush currents of systems being powered from very low impedance sources. It is recommended to use a combination of ceramic capacitors and low-ESR electrolytic/polymer bulk capacitors. The low ESR of ceramic capacitors effectively limits the input ripple voltage level, while the bulk capacitance minimizes deviations in the input voltage at large load transients.

If several products are connected in a phase spreading setup the amount of input ripple current, and capacitance per product, can be reduced. As shown in the above formula. The amount of input ripple current for such setup can be estimated using the Flex Power Designer software and capacitor selection can be made based on this number.

Ceramic input capacitors must be placed closely and with low impedance connections to the VIN and GND pins in order to be effective. See application note AN323 for further guidelines on how to choose and apply input capacitors.

### External Output Capacitors

The output capacitor requirement depends on two considerations; output ripple voltage and load transient response. To achieve low ripple voltage, the output capacitor

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

bank must have a low ESR value, which is achieved with ceramic output capacitors. A low ESR value is critical also for a small output voltage deviation during load transients. Designs with smaller load transients can use fewer capacitors and designs with more dynamic load content will require more load capacitors to achieve a small output deviation. Improved transient response can also be achieved by adjusting the settings of the control loop of the product. Adding output capacitance decreases loop band-width.


It is recommended to locate low ESR ceramic and low ESR electrolytic/polymer capacitors as close to the load as possible, using several capacitors in parallel to lower the effective ESR. It is important to use low resistance and low inductance PCB layouts and cabling in order for capacitance to be effective.

Optimization of output filter together with load step simulations can be made using the Flex Power Designer software. See application note AN321 for further guidelines on how to choose and apply output capacitors.

**Control Loop**

The products use a fully digital control loop that achieves precise control of the entire power conversion process, resulting in a very flexible device that is also very easy to use. The control loop utilizes oversampling of the output voltage compared to the switching frequency, and a dual edge modulation PWM, to minimize the delay in the control loop. The actual duty cycle is updated after each sample within each switching cycle, achieving a smaller total output voltage variation with less output capacitance than traditional PWM controllers, thus saving cost and board space.

Control may be set more or less aggressive by adjusting a gain factor, set by the PMBus command ASCR\_CONFIG. Increasing the gain factor will reduce the voltage deviation at load transients, at the expense of somewhat increased ripple on the output. Too high gain can also cause increase in jitter and instability. Stability analysis can be made using the Flex Power Designer software. Below graph exemplifies the effect of the gain factor on the voltage deviation during a load transient. The typical range of the gain factor is 100 - 500.



Load step 10-30-10 A, di/dt = 2 A/μs.  
V<sub>I</sub> = 12 V, V<sub>O</sub> = 1.0 V, f<sub>sw</sub> = 457 kHz, Residual factor = 82.  
Gain factor changed by PMBus command ASCR\_CONFIG.

Voltage deviation vs. control loop gain setting and output capacitance.

The user may also adjust the residual factor, set by the ASCR\_CONFIG command, to improve the recovery time after a load transient. The typical usable range of the residual factor is 70 - 120. A higher value than 127 may damage the device and must not be used. Note that the gain factor will also affect the recovery time.

By default the product is configured with a moderate gain factor to provide a trade-off between load transient performance and output ripple for a wide range of operating conditions. For a specific application the gain factor can be increased to improve load transient response.

Optimization of control loop settings and output filter, together with load step simulations, can be made using the Flex Power Designer software.

**Remote Sense**


The product has remote sense to compensate for the voltage drops due to parasitic impedance between converter's output and a load. The sense traces should be laid out as a differential pair and preferably be shielded by the PCB ground layer to reduce noise susceptibility.

Generally, the module is designed for an external capacitive decoupling near the module, see Section "External Output Capacitors" for further information. The Flex Power Designer software can be used to simulate the condition and help to place the correct decoupling and configure the module for optimal performance.

**Enabling Output Voltage**

The following options are available to enable and disable this device:

1. Output voltage is enabled through the CTRL pin.



The product is equipped with remote control function. The CTRL pin polarity can be configured active high or active low using PMBus command ON\_OFF\_CONFIG. In active high (positive) mode, CTRL pin requires a pullup resistor to a DC supply to turn on the module. Turn off is achieved by connecting the CTRL pin to GND. And active low (negative) vice versa.

2. Output voltage is enabled using the PMBus command OPERATION.

The CTRL pin can be used with active high (positive) logic or active low (negative) logic.

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

The CTRL pin polarity can be reconfigured using the PMBus command ON\_OFF\_CONFIG.

The CTRL pins are used to enable and disable each channel of the module.

The CTRL pins should be held low whenever a configuration file or script is used to configure the module, or a PMBus command ON\_OFF\_CONFIG is sent that could potentially damage the application circuit.

By default, the module needs at least 40 ms to complete a cycle enable/disable via ctrl pin.

If the device is to be synchronized to an external clock source, the clock frequency must be stable prior to enabling the output voltage.

### Output Voltage Adjust using Pin-strap Resistor

Using an external pin-strap resistor,  $R_{VSET}$ , the output voltage can be set to several predefined levels shown in the table below. Only the voltage levels specified in the table can be set by  $R_{VSET}$ . The resistor should be applied between the VSET pin and the PREF pin as shown in the Typical Application Circuit. Maximum 1% tolerance resistors are required

$R_{VSET}$ [k $\Omega$ ]	$V_{OUT}$ [V]
LOW	1.00
OPEN	1.20
HIGH	0.90
10	0.60
11	0.65
12.1	0.70
13.3	0.75
14.7	0.80
16.2	0.85
17.8	0.90
19.6	0.95
21.5	1.00
23.7	1.05
26.1	1.10
28.7	1.15
31.6	1.20
34.8	1.25

$R_{VSET}$ [k $\Omega$ ]	$V_{OUT}$ [V]
38.3	1.30
42.2	1.40
46.4	1.50
51.1	1.60
56.2	1.70
61.9	1.80
68.1	1.90
75	2.00
82.5	2.10
90.9	2.20
100	2.30
110	2.50
121	2.80
133	3.00
147	3.30
162	4.00
178	5.00

$R_{VSET}$  also sets the maximum output voltage; see section Output Voltage Range Limitation. The resistor is sensed only during the initialization procedure after application of input voltage. Changing the resistor value during normal operation will not change the output voltage.

### Output Voltage Adjust using PMBus

The output voltage set by pin-strap can be overwritten up to a certain level (see section Output Voltage Range Limitation) by using the PMBus command VOUT\_COMMAND. See Electrical Specification for adjustment range. Make sure a new VOUT\_COMMAND is not sent 15 ms prior to enabling the output, until after power good (PG) is asserted.

### Voltage Margining Up/Down

Using the PMBus interface it is possible to adjust the output voltage to one of two predefined levels above or below the nominal voltage setting in order to determine whether the load device is capable of operating outside its specified supply voltage range. This provides a convenient method for dynamically testing the operation of the load circuit outside its typical operating range. This functionality can also be used to test of supply voltage supervisors. Margin limits of the nominal output voltage  $\pm 5\%$  are default, but the margin limits can be reconfigured using the PMBus commands VOUT\_MARGIN\_LOW and VOUT\_MARGIN\_HIGH. Margining is activated by the command OPERATION and can be used regardless of the output voltage being enabled by the CTRL pin or by the PMBus.

### Output Voltage Trim

The actual output voltage can be trimmed to optimize performance of a specific load by setting a non-zero value for PMBus command VOUT\_TRIM. The value of VOUT\_TRIM is summed with the nominal output voltage set by VOUT\_COMMAND, allowing for multiple products to be commanded to a common nominal value, but with slight adjustments per load.

### Output Voltage Range Limitation

The output voltage range that is possible to set by configuration or by the PMBus interface is hardware limited by the pin-strap resistor  $R_{VSET}$ . The maximum output voltage is set to 115% of the output value defined by  $R_{VSET}$ . This protects the application circuit from an over voltage in case accidental PMBus command.

The limitation applies to the actual regulated output voltage rather than to the configured value. Thus, it is possible to write and read back a VOUT\_COMMAND value higher than the limit, but the actual output voltage will be limited.

The output voltage limit can be reconfigured to a lower than 115% of  $V_{out}$  value by writing the PMBus command VOUT\_MAX.

### Output Voltage Adjust Limitation using PMBus

In addition to the maximum output voltage limitation by the pin-strap resistor  $R_{SET}$ , there is also a limitation in how much the output voltage can be increased while the output is enabled. If output is disabled then  $R_{SET}$  resistor is the only limitation.

Example:

If the output is enabled with output voltage set to 1.0 V, then it is only possible to adjust/change the output voltage up to 1.7V as long as the output is enabled.



**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

V <sub>O</sub> setting when enabled [V]	V <sub>O</sub> set range while enabled [V]
0.000 – 0.988	~0.2 to 1.2
0.988 – 1.383	~0.2 to 1.7
1.383 – 1.975	~0.2 to 2.5
1.975 – 2.398	~0.2 to 2.97
2.398 – 2.963	~0.2 to 3.68
2.963 – 3.753	~0.2 to 4.65
>3.753	~0.2 to 5

### Output Over Voltage Protection (OVP)

The product includes over voltage limiting circuitry for protection of the load. The default OVP limit is 10% above the nominal output voltage. The product can be configured to respond in different ways to the output voltage exceeding the OVP limit:

1. Immediate and definite shutdown of output voltage until the fault is cleared by PMBus command CLEAR\_FAULTS or the output voltage is re-enabled.
2. Immediate shutdown of output voltage followed by continuous restart attempts of the output voltage with a preset interval (“hiccup” mode).

The default response is option 2. The OVP limit and fault response can be reconfigured using the PMBus commands VOUT\_OV\_FAULT\_LIMIT, VOUT\_OV\_FAULT\_RESPONSE and OVUV\_CONFIG.

For products configured to operate in current sharing mode, response option 1 will always be used, regardless of this command configuration.

### Output Under Voltage Protection (UVP)

The product includes output under voltage limiting circuitry for protection of the load. The default UVP limit is 15% below the nominal output voltage. Refer to section Output Over Voltage Protection for response configuration options and default setting.

The UVP limit and fault response can be reconfigured using the PMBus commands VOUT\_UV\_FAULT\_LIMIT and VOUT\_UV\_FAULT\_RESPONSE.

### Power Good

The power good pin (PG) indicates when the product is ready to provide regulated output voltage to the load. During ramp-up and during a fault condition, PG is held low. By default, PG is asserted high after the output has ramped to a voltage above 90% of the nominal voltage, and deasserted if the output voltage falls below 85% of the nominal voltage. These thresholds may be changed using the PMBus commands POWER\_GOOD\_ON and VOUT\_UV\_FAULT\_LIMIT.

The time between when the POWER\_GOOD\_ON threshold is reached and when the PG pin is actually asserted is set by the PMBus command POWER\_GOOD\_DELAY. See Electrical Specification for default value and range.

By default the PG pin is configured as a push pull output but it is also possible to set the output in open drain mode by the command USER\_CONFIG.

The PG output is not defined during ramp up of the input voltage due to the initialization of the product.

### Over Current Protection (OCP)

The product includes robust current limiting circuitry for protection at continuous overload. After ramp-up is complete the product can detect an output overload/short condition. The following OCP response options are available:

1. Immediate and definite shutdown of output voltage until the fault is cleared by PMBus command CLEAR\_FAULTS or the output voltage is re-enabled.
2. Immediate shutdown of output voltage followed by continuous restart attempts of the output voltage with a preset interval (“hiccup” mode).

The default response from an over current fault is option 1. Note that delayed shutdown is not supported. The load distribution should be designed for the current set by the current limit threshold. The OCP limit and response can be reconfigured using the PMBus commands IOUT\_AVG\_OC\_FAULT\_LIMIT and MFR\_IOUT\_OC\_FAULT\_RESPONSE.

For products operated in current sharing mode, response option 1 will always be used, regardless of configuration.

### Under Current Protection (UCP)

The product includes robust current limiting circuitry for protection at continuous reversed current, due to a synchronous rectifier ability to sink current. Refer to section Over Current Protection for response configuration options and default setting. The UCP limit and response can be reconfigured using the PMBus commands IOUT\_AVG\_UC\_FAULT\_LIMIT and MFR\_IOUT\_UC\_FAULT\_RESPONSE.

### Switching Frequency

The default switching frequency is set by using sync pin-strap resistor as the best tradeoff between efficiency and thermal performance, output ripple and load transient performance. The switching frequency can be re-configured in a certain range using the pin-strap method as shown in the below Table or using the PMBus command FREQUENCY\_SWITCH. Refer to Electrical Specification for default switching frequency and range.

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

R <sub>SYNC</sub> [kΩ]	FREQ [kHz]
OPEN	400
21.5	432
23.7 (default)	457
26.1	533

R <sub>SYNC</sub> [kΩ]	FREQ [kHz]
28.7	571
31.6	615
34.8	727
38.3	800

Changing the switching frequency will affect efficiency, power dissipation, load transient response (control loop characteristics) and output ripple. Control loop settings may need to be adjusted.

The default switching frequency will optimize efficiency while an increase of frequency will improve ripple and load response at the cost of lower efficiency.

Note when the product operates in two-phase, the effective switching frequency will be twice the configured.

**Synchronization**

Two or more products may be synchronized with an external clock to eliminate beat frequencies reflected back to the input supply rail. Eliminating the slow beat frequencies (usually <10 kHz) releases the filtering requirements. Synchronization can also be utilized for phase spreading, described in section Phase Spreading.

The products can be synchronized with an external oscillator or one product can be configured with the SYNC pin as a SYNC output, working as a source of synchronization signal for other products connected to the same synchronization line. The SYNC pin of products being synchronized must be configured as SYNC Input. Default configuration is using the internal clock, independently of signal at the SYNC pin.

Synchronization is configured using PMBus commands USER\_GLOBAL\_CONFIG. See application note AN309 for further information.

**Configuration Setting (CFG)**

The Configuration pin (CFG) sets several module configuration settings allowing the module to be used in applications without the need for loading configuration files. The settings are shown in Table. When using the BMR469 in a 4-phase application, the master device address must be 1 higher than the slave address. This must be done for the two devices to be recognized as part of a current sharing group.

R <sub>CFG</sub> [kΩ]	Page 0 AVERAGE OC LIMIT (A)	Page 1 AVERAGE OC LIMIT (A)	CIRCUIT	V <sub>OUT</sub> _DROOP (mV/A)
11	35	35	dual output	0
12.1	45	45	dual output	0
13.3	55	55	dual output	0
14.7	60	60	dual output	0

23.7	45	35	dual output	0
26.1	55	35	dual output	0
28.7	55	45	dual output	0
42.2	35	45	dual output	0
46.4	35	55	dual output	0
51.1	45	55	dual output	0
61.9	35	35	single output	0
68.1	45	45	single output	0
75	55	55	single output	0
90.9	35	35	4-PH Master	0.2
100	35	35	4-PH Slave	0.2
110	45	45	4-PH Master	0.2
121	45	45	4-PH Slave	0.2
133	55	55	4-PH Master	0.2
147	55	55	4-PH Slave	0.2
LOW	20	20	single output	0
OPEN	20	20	dual output	0
HIGH	35	35	dual output	0

**Phase Spreading**

When multiple products share a common DC input supply, spreading of the switching clock phase between the products can be utilized. This dramatically reduces input capacitance requirements and efficiency losses, since the peak current drawn from the input supply is effectively spread out over the whole switch period. This requires that the products are synchronized using the SYNC pin.

The phase offset is measured from the rising edge of the applied external clock to the rising edge of the PWM pulse as illustrated below.




Illustration of phase offset.

The phase offset is configured using the PMBus command INTERLEAVE and is defined as:

$$Phase\_offset(^{\circ}) = 360^{\circ} \times \frac{Interleave\_order}{Number\_in\_group}$$

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

*Interleave\_order* is in the range 0-15. *Number\_in\_group* is in the range 0-15 where a value of 0 means 16. The set resolution for the phase offset is  $360^\circ / 16 = 22.5^\circ$ .

By default *Number\_in\_group* = 0 and *Interleave\_order* = Four LSB's of set PMBus address (see section PMBus Addressing).

Optimized phase spreading for several modules is easily set up using Flex Power Designer software. See application note AN309 for further information.

**Soft-start and Soft-stop**

The soft-start and soft-stop control functionality allows the output voltage to ramp-up and ramp-down with defined timing with respect to the control of the output. This can be used to control inrush current and manage supply sequencing of multiple controllers.

The rise time is the time taken for the output to ramp to its target voltage, while the fall time is the time taken for the output to ramp down from its regulation voltage to 0 V. The on delay time sets a delay from when the output is enabled until the output voltage starts to ramp up. The off delay time sets a delay from when the output is disabled until the output voltage starts to ramp down.




Illustration of Soft-Start and Soft-Stop.

In standard configuration soft-stop is disabled and the regulation of output voltage stops immediately when the output is disabled. Soft-stop can be enabled through the PMBus command ON\_OFF\_CONFIG. The delay and ramp times can be reconfigured using the PMBus commands TON\_DELAY, TON\_RISE, TOFF\_DELAY and TOFF\_FALL.

**Output Voltage Sequencing**

A group of products may be configured to power up in a predetermined sequence. This feature is especially useful when powering advanced processors, FPGAs and ASICs that require one supply to reach its operating voltage prior to another.




Illustration of Output Voltage Sequencing.

Different types of multi-product sequencing are supported:

1. Time based sequencing. Configuring the start delay and rise time of each module through the PMBus interface and by connecting the CTRL pin of each product to a common enable signal.
2. Event based sequencing. Routing the PG pin signal of one module to the CTRL pin of the next module in the sequence.
3. GCB based sequencing. Power Good triggered sequencing with the sequence order defined by configuration. Configured through the PMBus interface and uses the GCB bus, see section Group Communication Bus.

These sequencing options are easily configured using the Flex Power Designer software. See application note AN310 for further information.

**Pre-Bias Startup Capability**

Pre-bias startup often occurs in complex digital systems when current from another power source is fed back through a dual-supply logic component, such as FPGAs or ASICs. There could also be still charged output capacitors when starting up shortly after turn-off.

The product incorporates synchronous rectifiers, but will not sink current during startup, or turn off, or whenever a fault shuts down the product in a pre-bias condition.




Illustration of Pre-Bias Startup.



<b>BMR469 series PoL Regulators</b> Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

### Group Communication Bus (GCB)

The Group Communication Bus, GCB, is used to communicate between products. This dedicated single wire bus provides the communication channel between devices for features such as sequencing, fault spreading and current sharing. The GCB solves the PMBus data rate limitation. The GCB pin on all devices in an application should be connected together. A pull-up resistor is required on the common GCB in order to guarantee the rise time as follows:

$$\tau = R_{GCB} C_{GCB} \leq 1 \mu s$$

where  $R_{GCB}$  is the pull up resistor value and  $C_{GCB}$  is the bus loading. The pull-up resistor should be tied to an external supply voltage in range from 2.5 V to 5.5 V, which should be present prior to or during power-up. Note: GCB bus requires an "always on" source, therefore, a 47 kΩ internal pull-up resistor is connected to 5.0 V.

The GCB is an internal bus, such that it is only connected across the modules and not the PMBus system host. GCB addresses are assigned on a rail level, i.e. modules within the same current sharing group share the same GCB address. Addressing rails across the GCB is done with a 5 bit GCB ID (command GCB\_CONFIG), yielding a theoretical total of 32 rails that can be shared with a single GCB bus.

By default the GCB ID is set to the five LSB's of set PMBus address (see section PMBus Addressing).

### Parallel Operation (Current Sharing)

Paralleling multiple products can be used to increase the output current capability of a single power rail. By connecting the GCB and SYNC pins of each device and configuring the devices as a current sharing rail, the units will share the current equally, enabling up to 100% utilization of the current capability for each device in the current sharing rail. The product uses a low-bandwidth, first-order digital current sharing by aligning the output voltage of the slave devices to deliver the same current as the master device. Artificial droop resistance is added to the output voltage path to control the slope of the load line curve, calibrating out the physical parasitic mismatches due to power train components and PCB layout. Up to 4 devices can be configured in a given current sharing group.

Note that 2 devices paralleling can be configured by either pin-strap or configuration settings. For 3 and 4 devices paralleling, pin-strap setting is not supported. Users should download configuration files to reconfigure the devices.

Note that continuous restarts after a fault ("hiccup mode") are not supported for parallel operation.

Parallel operation can be easily configured using Flex Power Designer software. See application note AN307 for further information.

### Broadcast Control

The product can be configured to broadcast output voltage enable or setting of output voltage level over the GCB bus to other devices in the group. If configured to do so, a device receiving a PMBus OPERATION command or VOUT\_COMMAND command will broadcast the same command over the GCB bus, and other devices on the GCB bus will respond to the same commands, if configured to do so. Broadcast control is configured using the PMBus command GCB\_GROUP.

### Fault spreading

The product can be configured to broadcast a fault event over the GCB bus to the other devices in the group. When a non-destructive fault occurs and the device is configured to shut down on a fault, the device will shut down and broadcast the fault event over the GCB bus. The other devices on the GCB bus will shut down together if configured to do so, and will attempt to re-start in their prescribed order if configured to do so. Fault spreading is configured using the PMBus command GCB\_GROUP and LEGACY\_FAULT\_GROUP. See application note AN308 for further information.

### Thermal Consideration

#### General

The product is designed to operate in different thermal environments and sufficient cooling must be provided to ensure reliable operation. Cooling is achieved mainly by conduction, from the pins to the host board, and convection, which is dependent on the airflow across the product. Increased airflow enhances the cooling of the product.

The Output Current Derating graph found in the Output section for each model provides the available output current versus ambient air temperature and air velocity at specified V<sub>i</sub>.

The product is tested on a 254 x 254 mm, 35 μm (1 oz) test board mounted vertically in a wind tunnel with a cross-section of 608 x 203 mm. The test board has 8 layers.

Note that the cooling via power pins does not only have to handle the power loss from the module. A low resistance between module and target device is of major importance to reduce additional power loss.

See Design Note 019 for further information.

#### Definition of Product Operating Temperature

The temperature at positions P1, P2, P3 and P4 should not exceed the maximum temperatures in the table below. The number of measurement points may vary with different thermal design and topology. Temperatures above specified maximum measured at the specified positions are not allowed and may cause permanent damage.


**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
 © Flex

Position	Description	Max Temperature
P1	N1, Control circuit	$T_{P1} = 125\text{ }^{\circ}\text{C}$
P2	L1, Power inductor, Reference point	$T_{P2} = 125\text{ }^{\circ}\text{C}$
P3	N2, Smart Power Stage Hot spot	$T_{P3} = 125\text{ }^{\circ}\text{C}$
P4	N3, Smart Power Stage Hot spot	$T_{P4} = 125\text{ }^{\circ}\text{C}$

Since it is difficult to access positions P3 and P4, measuring the temperature at only position P2 is an alternative method to verify proper thermal conditions. If measuring only  $T_{P2}$  the maximum temperature of P2 must be lowered since typically  $T_{P1}$ ,  $T_{P3}$  and  $T_{P4}$  will be higher than  $T_{P2}$ . Using PMBUS command READ\_TEMPERATURE\_1 will get P1 temperature value. Using PMBUS command READ\_TEMPERATURE\_3 will get the higher value of P3 and P4.

**Horizontal Direction**



Temperature positions and air flow direction (top view).

**Definition of Reference Temperature  $T_{P2}$**

The temperature at position P2 has been used as a reference temperature for the Electrical Specification data provided.

**Over Temperature Protection (OTP)**

The products are protected from thermal overload by an internal over temperature shutdown function in the controller N1, located in position P1, and also the SPS in position P3 and P4

The temperature  $T_{P1}$   $T_{P3}$   $T_{P4}$  are continuously monitored and when a temperature rises above the configured fault threshold level the product will respond as configured. The product can respond in several ways as follows:

1. Immediate and definite shutdown of output voltage until the fault is cleared by PMBus command CLEAR\_FAULTS or the output voltage is re-enabled.
2. Immediate shutdown of output voltage while the temperature is above the fault threshold. Operation resumes automatically and the output is enabled when the temperature has fallen below the warning threshold, i.e. there is a hysteresis defined by the difference between the fault threshold and the warning threshold.

Default configuration is option 1. The default OTP thresholds and hysteresis are specified in Electrical Characteristics.

The OTP limit, hysteresis and response are configured using the PMBus commands OT\_FAULT\_LIMIT, OT\_WARN\_LIMIT and OT\_FAULT\_RESPONSE.

For products operated in current sharing mode, response option 1 will always be used, regardless of configuration.

**PCB Layout Consideration**

The radiated EMI performance of the product will depend on the PCB layout and ground layer design. If a ground layer is used, it should be connected to the output of the product and the equipment ground or chassis. A ground layer will increase the stray capacitance in the PCB and improve the high frequency EMC performance.

Further layout recommendations are listed below.

- The pin strap resistors,  $R_{SA}$ ,  $R_{SYNC}$ ,  $R_{CFG}$  and  $R_{VSET}$  should be placed as close to the product as possible to minimize loops that may pick up noise. Avoid capacitive load on these signals as it may result in false pin strap reading.
- Avoid current carrying planes under the pin strap resistors and the PMBus signals.
- The capacitors  $C_{IN}$  should be placed as close to the input pins as possible and with low impedance connections, e.g. using via stitching around capacitors' terminals. See AN323 for more details.
- The capacitors  $C_{OUT}$  should in general be placed close to the load. However typically you would like to place larger ceramic output capacitors close to the module output in order to handle the output ripple current. See AN321 for more details. Low impedance connections must be used, e.g. via stitching around capacitors' terminals.
- The modules should be placed closely to the ASIC for better performance. Since the overshoot voltage during step is followed  $V=L \cdot di/dt$ , the L is the PCB power trace inductance, if PCB impedance is high, the overshoot voltage may be high.
- Care should be taken in the routing of the connections from the point of load to the S+ and S- terminals. These sensing connections should be routed as a differential pair, preferably between ground planes which are not carrying

<b>BMR469 series PoL Regulators</b> Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	



high currents. The routing should avoid areas of high electric or magnetic fields. In case of current sharing (parallel) operation each module must sense at the same points. Avoid sensing close to the module.

- If possible use planes on several layers to carry  $V_i$ ,  $V_o$  and GND. There should be a large number of vias close to the VIN, VOUT and GND pads in order to lower input and output impedances and improve heat spreading between the product and the host board. Minimum total copper thickness of VOUT and GND layers respectively has to be 140  $\mu\text{m}$  (4 oz) in order to distribute maximum current without unacceptable losses.
- As GND and PREF are shorted together on BMR469 module inner PCB, it's not critical that how to connect SGND to GND on system board.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W



1/28701-BMR469 Rev.D November 2022  
 © Flex

**Mechanical Information - Surface Mount Version**




TOP VIEW

Pin positions according to recommended footprint



RECOMMENDED FOOTPRINT - TOP VIEW



Pins:  
 Material: Copper alloy  
 Plating: min 0.1 μm Au over 2 μm Ni

Weight: Typical 9 g

All dimensions in mm [inch]  
 Tolerances unless specified:  
 x.x ±0.5 mm [0.02],  
 x.xx±0.25 mm [0.01]  
 (not applied on footprint or typical values)



All component placements – whether shown as physical components or symbolical outline – are for reference only and are subject to change throughout the product's life cycle, unless explicitly described and dimensioned in this drawing.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
 © Flex


**Soldering Information - Surface Mounting**

The surface mount product is intended for forced convection or vapor phase reflow soldering in SnPb or Pb-free processes.

The reflow profile should be optimised to avoid excessive heating of the product. It is recommended to have a sufficiently extended preheat time to ensure an even temperature across the host PWB and it is also recommended to minimize the time in reflow.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board, since cleaning residues may affect long time reliability and isolation voltage.

General reflow process specifications		SnPb eutectic	Pb-free
Average ramp-up ( $T_{PRODUCT}$ )		3°C/s max	3°C/s max
Typical solder melting (liquidus) temperature	$T_L$	183°C	221°C
Minimum reflow time above $T_L$		60 s	60 s
Minimum pin temperature	$T_{PIN}$	210°C	235°C
Peak product temperature	$T_{PRODUCT}$	225°C	260°C
Average ramp-down ( $T_{PRODUCT}$ )		6°C/s max	6°C/s max
Maximum time 25°C to peak		6 minutes	8 minutes



**Minimum Pin Temperature Recommendations**

Pin number 27 or 28 is chosen as reference location for the minimum pin temperature recommendation since this will likely be the coolest solder joint during the reflow process.

**SnPb solder processes**

For SnPb solder processes, a pin temperature ( $T_{PIN}$ ) in excess of the solder melting temperature, ( $T_L$ , 183°C for Sn63Pb37) for more than 60 seconds and a peak temperature of 220°C is recommended to ensure a reliable solder joint.

For dry packed products only: depending on the type of solder paste and flux system used on the host board, up to a recommended maximum temperature of 245°C could be used, if the products are kept in a controlled environment (dry pack handling and storage) prior to assembly.

**Lead-free (Pb-free) solder processes**

For Pb-free solder processes, a pin temperature ( $T_{PIN}$ ) in excess of the solder melting temperature ( $T_L$ , 217 to 221°C for SnAgCu solder alloys) for more than 60 seconds and a peak temperature of 245°C on all solder joints is recommended to ensure a reliable solder joint.

**Maximum Product Temperature Requirements**

Top of the product PWB near pin 16 is chosen as reference location for the maximum (peak) allowed product temperature ( $T_{PRODUCT}$ ) since this will likely be the warmest part of the product during the reflow process.

**SnPb solder processes**

For SnPb solder processes, the product is qualified for MSL 1 according to IPC/JEDEC standard J-STD-020C.

During reflow  $T_{PRODUCT}$  must not exceed 225 °C at any time.

**Pb-free solder processes**

For Pb-free solder processes, the product is qualified for MSL 3 according to IPC/JEDEC standard J-STD-020C.


During reflow  $T_{PRODUCT}$  must not exceed 260 °C at any time.

**Dry Pack Information**

Surface mount versions of the products are delivered in standard moisture barrier bags according to IPC/JEDEC standard J-STD-033 (Handling, packing, shipping and use of moisture/reflow sensitivity surface mount devices).

Using products in high temperature Pb-free soldering processes requires dry pack storage and handling. In case the products have been stored in an uncontrolled environment and no longer can be considered dry, the modules must be baked according to J-STD-033.

**Thermocoupler Attachment**



**BMR469 series** PoL Regulators  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
 © Flex

**Surface Mount Assembly**

Automatic pick and place equipment should be used to mount the product on the host board. The use of a vision system, utilizing the fiducials on the bottom side of the product, will ensure adequate accuracy. Manual mounting of products is not recommended.




This module is **not** recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

**Delivery Package Information**

The products are delivered in antistatic carrier tape (EIA 481 standard).

Carrier Tape Specifications	
Material	Antistatic PS
Surface resistance	$< 10^7$ Ohm/square
Bakeability	The tape is not bakable
Tape width, W	44 mm [1.73 inch]
Pocket pitch, P <sub>1</sub>	24 mm [0.94 inch]
Pocket depth, K <sub>0</sub>	11.9 mm [0.47 inch]
Reel diameter	381 mm [15 inch]
Reel capacity	220 products /reel
Reel weight	3 kg/full reel

EIA standard carrier tape



<b>BMR469 series</b> PoL Regulators Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

**Product Qualification Specification**

Characteristics			
External visual inspection	IPC-A-610		
Change of temperature (Temperature cycling)	IEC 60068-2-14 Na	Temperature range Number of cycles Dwell/transfer time	-40 to 100°C 1000 15 min/0-1 min
Cold (in operation)	IEC 60068-2-1 Ad	Temperature T <sub>A</sub> Duration	-45°C 72 h
Damp heat	IEC 60068-2-67 Cy	Temperature Humidity Duration	85°C 85 % RH 1000 hours
Dry heat	IEC 60068-2-2 Bd	Temperature Duration	125°C 1000 h
Electrostatic discharge susceptibility	IEC 61340-3-1, JESD 22-A114 IEC 61340-3-2, JESD 22-A115	Human body model (HBM) Machine Model (MM)	Class 2, 2000 V Class 3, 200 V
Immersion in cleaning solvents	IEC 60068-2-45 XA, method 2	Water Glycol ether Isopropyl alcohol	55°C 35°C 35°C
Mechanical shock	IEC 60068-2-27 Ea	Peak acceleration Duration	100 g 6 ms
Moisture reflow sensitivity <sup>1</sup>	J-STD-020E	Level 1 (SnPb-eutectic) Level 3 (Pb Free)	225°C 260°C
Operational life test	MIL-STD-202G, method 108A	Duration	1000 h
Resistance to soldering heat <sup>2</sup>	IEC 60068-2-20 Tb, method 1A	Solder temperature Duration	270°C 10-13 s
Robustness of terminations	IEC 60068-2-21 Test Ua1 IEC 60068-2-21 Test Ue1	Through hole mount products Surface mount products	All leads All leads
Solderability	IEC 60068-2-58 test Td <sup>1</sup>	Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free	150°C dry bake 16 h 215°C 235°C
Vibration, broad band random	IEC 60068-2-64 Fh, method 1	Frequency Spectral density Duration	10 to 500 Hz 0.07 g <sup>2</sup> /Hz 10 min in each direction

## Notes

<sup>1</sup> Only for products intended for reflow soldering (surface mount products)



<b>BMR469 series</b> PoL Regulators Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

## Appendix - PMBus Commands

This appendix contains a detailed reference of the PMBus commands supported by the product.

### Data Formats

The products make use of a few standardized numerical formats, along with custom data formats. A detailed walkthrough of the above formats is provided in AN304, as well as in sections 7 and 8 of the PMBus Specification Part II. The custom data formats vary depending on the command, and are detailed in the command description.

### Standard Commands

The functionality of commands with code 0x00 to 0xCF is usually based on the corresponding command specification provided in the PMBus Standard Specification Part II (see Power System Management Bus Protocol Documents below). However there might be different interpretations of the PMBus Standard Specification or only parts of the Standard Specification applied, thus the detailed command description below should always be consulted.

### Forum Websites

The System Management Interface Forum (SMIF)

<http://www.powersig.org/>

The System Management Interface Forum (SMIF) supports the rapid advancement of an efficient and compatible technology base that promotes power management and systems technology implementations. The SMIF provides a membership path for any company or individual to be active participants in any or all of the various working groups established by the implementer forums.

Power Management Bus Implementers Forum  
(PMBUS-IF)

<http://pmbus.org/>

The PMBus-IF supports the advancement and early adoption of the PMBus protocol for power management. This website offers recent PMBus specification documents, PMBus articles, as well as upcoming PMBus presentations and seminars, PMBus Document Review Board (DRB) meeting notes, and other PMBus related news.

### PMBus – Power System Management Bus Protocol Documents

These specification documents may be obtained from the PMBus-IF website described above. These are required reading for complete understanding of the PMBus implementation. This appendix will not re-address all of the details contained within the two PMBus Specification documents.

Specification Part I - General Requirements Transport And Electrical Interface

Includes the general requirements, defines the transport and electrical interface and timing requirements of hard wired signals.

Specification Part II - Command Language

Describes the operation of commands, data formats, fault management and defines the command language used with the PMBus.

### SMBus – System Management Bus Documents

System Management Bus Specification, Version 2.0, August 3, 2000

This specification specifies the version of the SMBus on which Revision 1.2 of the PMBus Specification is based. This specification is freely available from the System Management Interface Forum Web site at:

<http://www.smbus.org/specs/>



**BMR469 series** PoL Regulators  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
 © Flex

### PMBus Command Summary and Factory Default Values of Standard Configuration

The factory default values provided in the table below are valid for the Standard configuration. Factory default values for other configurations can be found using the Flex Power Designer tool.

Code	Name	Data Format	Factory Default Value Standard Configuration BMR4690000/001 R1	
0x00	PAGE	R/W Byte		
0x01	OPERATION (Page 1)	R/W Byte	0x40	
0x01	OPERATION (Page 2)	R/W Byte	0x40	
0x02	ON_OFF_CONFIG (Page 1)	R/W Byte	0x17	
0x02	ON_OFF_CONFIG (Page 2)	R/W Byte	0x17	
0x03	CLEAR_FAULTS	Send Byte		
0x11	STORE_DEFAULT_ALL	Send Byte		
0x12	RESTORE_DEFAULT_ALL	Send Byte		
0x15	STORE_USER_ALL	Send Byte		
0x16	RESTORE_USER_ALL	Send Byte		
0x20	VOUT_MODE	Read Byte	0x13	
0x21	VOUT_COMMAND (Page 1)	R/W Word	1 x Vout by pin-strap	
0x21	VOUT_COMMAND (Page 2)	R/W Word	1 x Vout by pin-strap	
0x22	VOUT_TRIM (Page 1)	R/W Word	0x0000	0.0 V
0x22	VOUT_TRIM (Page 2)	R/W Word	0x0000	0.0 V
0x23	VOUT_CAL_OFFSET (Page 1)	R/W Word	Unit Specific	
0x23	VOUT_CAL_OFFSET (Page 2)	R/W Word	Unit Specific	
0x24	VOUT_MAX (Page 1)	R/W Word	1.15 x Vout by pin-strap	
0x24	VOUT_MAX (Page 2)	R/W Word	1.15 x Vout by pin-strap	
0x25	VOUT_MARGIN_HIGH (Page 1)	R/W Word	1.05 x Vout by pin-strap	
0x25	VOUT_MARGIN_HIGH (Page 2)	R/W Word	1.05 x Vout by pin-strap	
0x26	VOUT_MARGIN_LOW (Page 1)	R/W Word	0.95 x Vout by pin-strap	
0x26	VOUT_MARGIN_LOW (Page 2)	R/W Word	0.95 x Vout by pin-strap	
0x27	VOUT_TRANSITION_RATE (Page 1)	R/W Word	0xBA00	1.0 V/ms
0x27	VOUT_TRANSITION_RATE (Page 2)	R/W Word	0xBA00	1.0 V/ms
0x28	VOUT_DROOP (Page 1)	R/W Word		
0x28	VOUT_DROOP (Page 2)	R/W Word		
0x33	FREQUENCY_SWITCH	R/W Word		
0x37	INTERLEAVE (Page 1)	R/W Word		
0x37	INTERLEAVE (Page 2)	R/W Word		
0x38	IOUT_CAL_GAIN (Page 1)	R/W Word	Unit Specific	
0x38	IOUT_CAL_GAIN (Page 2)	R/W Word	Unit Specific	
0x39	IOUT_CAL_OFFSET (Page 1)	R/W Word	Unit Specific	
0x39	IOUT_CAL_OFFSET (Page 2)	R/W Word	Unit Specific	
0x40	VOUT_OV_FAULT_LIMIT (Page 1)	R/W Word	1.1 x Vout by pin-strap	
0x40	VOUT_OV_FAULT_LIMIT (Page 2)	R/W Word	1.1 x Vout by pin-strap	
0x41	VOUT_OV_FAULT_RESPONSE (Page 1)	R/W Byte	0xBF	
0x41	VOUT_OV_FAULT_RESPONSE (Page 2)	R/W Byte	0xBF	
0x44	VOUT_UV_FAULT_LIMIT (Page 1)	R/W Word	0.85 x Vout by pin-strap	
0x44	VOUT_UV_FAULT_LIMIT (Page 2)	R/W Word	0.85 x Vout by pin-strap	
0x45	VOUT_UV_FAULT_RESPONSE (Page 1)	R/W Byte	0xBF	
0x45	VOUT_UV_FAULT_RESPONSE (Page 2)	R/W Byte	0xBF	
0x46	IOUT_OC_FAULT_LIMIT (Page 1)	R/W Word	0xEA80	80.0 A
0x46	IOUT_OC_FAULT_LIMIT (Page 2)	R/W Word	0xEA80	80.0 A
0x4B	IOUT_UC_FAULT_LIMIT (Page 1)	R/W Word	0xE4E0	-50.0 A
0x4B	IOUT_UC_FAULT_LIMIT (Page 2)	R/W Word	0xE4E0	-50.0 A
0x4F	OT_FAULT_LIMIT (Page 1)	R/W Word	0xEBE8	125.0 °C
0x4F	OT_FAULT_LIMIT (Page 2)	R/W Word	0xEBE8	125.0 °C
0x50	OT_FAULT_RESPONSE (Page 1)	R/W Byte	0x80	
0x50	OT_FAULT_RESPONSE (Page 2)	R/W Byte	0x80	
0x51	OT_WARN_LIMIT (Page 1)	R/W Word	0xEB70	110.0 °C
0x51	OT_WARN_LIMIT (Page 2)	R/W Word	0xEB70	110.0 °C
0x52	UT_WARN_LIMIT (Page 1)	R/W Word	0xE4E0	-50.0 °C
0x52	UT_WARN_LIMIT (Page 2)	R/W Word	0xE4E0	-50.0 °C



**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

Code	Name	Data Format	Factory Default Value Standard Configuration BMR4690000/001 R1	
0x53	UT_FAULT_LIMIT (Page 1)	R/W Word	0xE490	-55.0 °C
0x53	UT_FAULT_LIMIT (Page 2)	R/W Word	0xE490	-55.0 °C
0x54	UT_FAULT_RESPONSE (Page 1)	R/W Byte	0x00	
0x54	UT_FAULT_RESPONSE (Page 2)	R/W Byte	0x00	
0x55	VIN_OV_FAULT_LIMIT	R/W Word	0xDA00	16.0 V
0x56	VIN_OV_FAULT_RESPONSE	R/W Byte	0xBF	
0x57	VIN_OV_WARN_LIMIT	R/W Word	0xD3C0	15.0 V
0x58	VIN_UV_WARN_LIMIT	R/W Word	0xCB66	6.8 V
0x59	VIN_UV_FAULT_LIMIT	R/W Word	0xCB33	6.4 V
0x5A	VIN_UV_FAULT_RESPONSE	R/W Byte	0xBF	
0x5E	POWER_GOOD_ON (Page 1)	R/W Word	0.9 x Vout by pin-strap	
0x5E	POWER_GOOD_ON (Page 2)	R/W Word	0.9 x Vout by pin-strap	
0x60	TON_DELAY (Page 1)	R/W Word	0xCA80	5.0 ms
0x60	TON_DELAY (Page 2)	R/W Word	0xCA80	5.0 ms
0x61	TON_RISE (Page 1)	R/W Word	0xCA80	5.0 ms
0x61	TON_RISE (Page 2)	R/W Word	0xCA80	5.0 ms
0x64	TOFF_DELAY (Page 1)	R/W Word	0xCA80	5.0 ms
0x64	TOFF_DELAY (Page 2)	R/W Word	0xCA80	5.0 ms
0x65	TOFF_FALL (Page 1)	R/W Word	0xCA80	5.0 ms
0x65	TOFF_FALL (Page 2)	R/W Word	0xCA80	5.0 ms
0x78	STATUS_BYTE (Page 1)	Read Byte		
0x78	STATUS_BYTE (Page 2)	Read Byte		
0x79	STATUS_WORD (Page 1)	Read Word		
0x79	STATUS_WORD (Page 2)	Read Word		
0x7A	STATUS_VOUT (Page 1)	Read Byte		
0x7A	STATUS_VOUT (Page 2)	Read Byte		
0x7B	STATUS_IOUT (Page 1)	Read Byte		
0x7B	STATUS_IOUT (Page 2)	Read Byte		
0x7C	STATUS_INPUT	Read Byte		
0x7D	STATUS_TEMPERATURE (Page 1)	Read Byte		
0x7D	STATUS_TEMPERATURE (Page 2)	Read Byte		
0x7E	STATUS_CML	Read Byte		
0x80	STATUS_MFR_SPECIFIC	Read Byte		
0x88	READ_VIN	Read Word		
0x8B	READ_VOUT (Page 1)	Read Word		
0x8B	READ_VOUT (Page 2)	Read Word		
0x8C	READ_IOUT (Page 1)	Read Word		
0x8C	READ_IOUT (Page 2)	Read Word		
0x8D	READ_TEMPERATURE_1	Read Word		
0x8F	READ_TEMPERATURE_3	Read Word		
0x94	READ_DUTY_CYCLE (Page 1)	Read Word		
0x94	READ_DUTY_CYCLE (Page 2)	Read Word		
0x95	READ_FREQUENCY	Read Word		
0x98	PMBUS_REVISION	Read Byte		
0x99	MFR_ID	R/W Block22	Unit Specific	
0x9A	MFR_MODEL	R/W Block14	Unit Specific	
0x9B	MFR_REVISION	R/W Block24	Unit Specific	
0x9C	MFR_LOCATION	R/W Block7	Unit Specific	
0x9D	MFR_DATE	R/W Block10	Unit Specific	
0x9E	MFR_SERIAL	R/W Block13	Unit Specific	
0xAD	IC_DEVICE_ID	Read Block4		
0xAE	IC_DEVICE_REV	Read Block4		
0xB0	USER_DATA_00	R/W Block23	Unit Specific	
0xCE	MIN_VOUT_REG (Page 1)	R/W Word	0x8000	0.0 mV
0xCE	MIN_VOUT_REG (Page 2)	R/W Word	0x8000	0.0 mV
0xD0	ISENSE_CONFIG (Page 1)	R/W Word	0x420E	
0xD0	ISENSE_CONFIG (Page 2)	R/W Word	0x420E	
0xD1	USER_CONFIG (Page 1)	R/W Word	0x1084	
0xD1	USER_CONFIG (Page 2)	R/W Word	0x10A4	



**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

Code	Name	Data Format	Factory Default Value Standard Configuration BMR4690000/001 R1	
0xD3	GCB_CONFIG (Page 1)	R/W Word		
0xD3	GCB_CONFIG (Page 2)	R/W Word		
0xD4	POWER_GOOD_DELAY (Page 1)	R/W Word	0xBA00	1.0 ms
0xD4	POWER_GOOD_DELAY (Page 2)	R/W Word	0xBA00	1.0 ms
0xD5	MULTI_PHASE_RAMP_GAIN	R/W Byte	0x03	
0xD6	INDUCTOR (Page 1)	Read Word	0xA23D	0.1 $\mu$ H
0xD6	INDUCTOR (Page 2)	Read Word	0xA23D	0.1 $\mu$ H
0xD7	SNAPSHOT_FAULT_MASK	R/W Word	0x0228	
0xD8	OVUV_CONFIG (Page 1)	R/W Byte	0x0F	
0xD8	OVUV_CONFIG (Page 2)	R/W Byte	0x0F	
0xDB	MFR_SMBALERT_MASK	R/W Block7	0x0000000000000000	
0xDC	TEMPCO_CONFIG (Page 1)	R/W Byte	0x00	0 x 100ppm/ $^{\circ}$ C
0xDC	TEMPCO_CONFIG (Page 2)	R/W Byte	0x00	0 x 100ppm/ $^{\circ}$ C
0xDD	PINSTRAP_READ_STATUS	Read Block7		
0xDF	ASCR_CONFIG (Page 1)	R/W Block4	0x015200DB	
0xDF	ASCR_CONFIG (Page 2)	R/W Block4	0x015200DB	
0xE0	SEQUENCE (Page 1)	R/W Word	0x0000	
0xE0	SEQUENCE (Page 2)	R/W Word	0x0000	
0xE2	GCB_GROUP (Page 1)	R/W Block4		
0xE2	GCB_GROUP (Page 2)	R/W Block4		
0xE4	DEVICE_ID	Read Block16		
0xE5	MFR_IOUT_OC_FAULT_RESPONSE (Page 1)	R/W Byte	0x80	
0xE5	MFR_IOUT_OC_FAULT_RESPONSE (Page 2)	R/W Byte	0x80	
0xE6	MFR_IOUT_UC_FAULT_RESPONSE (Page 1)	R/W Byte	0x80	
0xE6	MFR_IOUT_UC_FAULT_RESPONSE (Page 2)	R/W Byte	0x80	
0xE7	IOUT_AVG_OC_FAULT_LIMIT (Page 1)	R/W Word		
0xE7	IOUT_AVG_OC_FAULT_LIMIT (Page 2)	R/W Word		
0xE8	IOUT_AVG_UC_FAULT_LIMIT (Page 1)	R/W Word		
0xE8	IOUT_AVG_UC_FAULT_LIMIT (Page 2)	R/W Word		
0xE9	USER_GLOBAL_CONFIG	R/W Word		
0xEA	SNAPSHOT (Page 1)	Read Block32		
0xEA	SNAPSHOT (Page 2)	Read Block32		
0xF0	LEGACY_FAULT_GROUP (Page 1)	R/W Block4	0x00000000	
0xF0	LEGACY_FAULT_GROUP (Page 2)	R/W Block4	0x00000000	
0xF3	SNAPSHOT_CONTROL (Page 1)	R/W Byte	0x00	
0xF3	SNAPSHOT_CONTROL (Page 2)	R/W Byte	0x00	
0xF5	MFR_VMON_OV_FAULT_LIMIT	R/W Word	0xBB5C	1.7 V
0xF6	MFR_VMON_UV_FAULT_LIMIT	R/W Word	0x9B33	0.1 V
0xF8	VMON_OV_FAULT_RESPONSE	R/W Byte	0x80	
0xF9	VMON_UV_FAULT_RESPONSE	R/W Byte	0x00	
0xFA	SECURITY_LEVEL	Read Byte		
0xFB	PRIVATE_PASSWORD	Write Block9	Unit Specific	
0xFC	PUBLIC_PASSWORD	R/W Block4	Unit Specific	
0xFD	UNPROTECT	R/W Block32	Unit Specific	

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

### PMBus Command Details

#### PAGE (0x00)

Description:

Bit	Description	Format
7:0		Integer Unsigned

#### OPERATION (0x01)

Addressing: Page

Description: Controls enable and margin operations.

Bit	Function	Description	Value	Function	Description
7:6	Enable	Make the device enable or disable if PMBus Enable has been activated in ON_OFF_CONFIG.	00	Immediate Off	Disable immediately without controlled ramp-down or sequencing.
			01	Soft Off	Disable by controlled ramp-down timings or sequencing.
			10	Enable	Enable device to the set voltage or margin state, using ramp up timings / sequencing.
5:4	Margin	Select between margin high/low states or nominal output.	00	Nominal	Operate at nominal output voltage.
			01	Margin Low	Operate at voltage set by command VOUT_MARGIN_LOW.
			10	Margin High	Operate at voltage set by command VOUT_MARGIN_HIGH.

#### ON\_OFF\_CONFIG (0x02)

Addressing: Page

Description: Configures how the device is controlled by the CTRL pin and the PMBus.

Bit	Function	Description	Value	Function	Description
4	Powerup Operation		1	CTRL pin or PMBus	Device does not power up until commanded by the CTRL pin or OPERATION command.
3	PMBus Enable Mode	Controls how the device responds to the PMBus command OPERATION.	0	Ignore PMBus command	Ignores the on/off portion of the OPERATION command.
			1	Use PMBus command	Device requires on by OPERATION command to enable the output voltage.
2	Enable Pin Mode	Controls how the device responds to the CTRL pin.	0	Ignore CTRL pin	Device ignores the CTRL pin.
			1	Use CTRL pin	Device requires the CTRL pin to be asserted to enable the output voltage.
1	Enable Pin Polarity	Polarity of the CTRL pin.	1	Active High	CTRL pin will cause device to enable when driven high.
0	Disable Action	CTRL pin action when commanding the output to turn off.	0	Soft Off	Use the configured turn off delay and fall time.
			1	Immediate Off	Turn off the output and stop transferring energy to the output as fast as possible. The device's product literature shall specify whether or not the device sinks current to decrease the output voltage fall time.

#### CLEAR\_FAULTS (0x03)

Description: Clears all fault status bits

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

#### STORE\_DEFAULT\_ALL (0x11)

Description: Commands the device to store its configuration into the Default Store. By default this command is protected to prevent a change of Flex factory values in Default NVM.

#### RESTORE\_DEFAULT\_ALL (0x12)

Description: Commands the device to restore its configuration from the Default Store.

#### STORE\_USER\_ALL (0x15)

Description: Stores, at the USER level, all PMBus values that were changed since the last restore command. To add to the USER store, perform a RESTORE\_USER\_ALL, write commands to be added, then STORE\_USER\_ALL. Wait 100 ms after a STORE\_USER\_ALL command before issuing another PMBus command.

#### RESTORE\_USER\_ALL (0x16)

Description: Restores PMBus settings that were stored using STORE\_USER\_ALL. This command is automatically performed at power up. The values restored will overwrite the values previously loaded by the RESTORE\_DEFAULT\_ALL command. The security level is changed to Level 1 following this command. Wait 100 ms after a RESTORE\_USER\_ALL command before issuing another PMBus command.

#### VOUT\_MODE (0x20)

Description: Controls how future VOUT-related commands parameters will be interpreted.

Bit	Function	Description	Format
4:0		Five bit two's complement EXPONENT for the MANTISSA delivered as the data bytes for VOUT_COMMAND in VOUT_LINEAR Mode.	Integer Signed

Bit	Function	Description	Value	Function	Description
7:5		Selection of mode for representation of output voltage parameters.	000	Linear	Linear Mode Format.
			001	VID	VID Mode.
			010	Direct	Direct Mode.

#### VOUT\_COMMAND (0x21)

Addressing: Page

Description: Sets the nominal value of the output voltage.

Bit	Description	Format	Unit
15:0	Sets the nominal value of the output voltage.	Vout Mode Unsigned	V

#### VOUT\_TRIM (0x22)

Addressing: Page

Description: Configures a fixed offset to be applied to the output voltage when enabled.

Bit	Description	Format	Unit
15:0	Sets VOUT trim value. The range is limited to <3% output voltage.	Vout Mode Signed	V

#### VOUT\_CAL\_OFFSET (0x23)

Addressing: Page

Description: Configures a fixed offset to be applied to the output voltage when enabled.

Bit	Description	Format	Unit
15:0	Sets VOUT calibration offset(same function as VOUT_TRIM).	Vout Mode Signed	V

#### VOUT\_MAX (0x24)

Addressing: Page

Description: Configures the maximum allowed output voltage.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Description	Format	Unit
15:0	If the device is commanded to a Vout value higher than this level, the output voltage will be clamped to this level. The max VOUT_MAX setting is 115% of the VSET pin-strap setting.	Vout Mode Unsigned	V

**VOUT\_MARGIN\_HIGH (0x25)**

Addressing: Page

Description: Configures the target for margin-up commands.

Bit	Description	Format	Unit
15:0	Sets the output voltage value during a margin high.	Vout Mode Unsigned	V

**VOUT\_MARGIN\_LOW (0x26)**

Addressing: Page

Description: Configures the target for margin-down commands.

Bit	Description	Format	Unit
15:0	Sets the output voltage value during a margin low.	Vout Mode Unsigned	V

**VOUT\_TRANSITION\_RATE (0x27)**

Addressing: Page

Description: Sets the transition rate when changing output voltage.

Bit	Description	Format	Unit
15:0	Configures the transition time for margining and on-the-fly VOUT_COMMAND changes.	Linear	V/ms

**VOUT\_DROOP (0x28)**

Addressing: Page

Description: Configures a droop of output voltage.

Bit	Description	Format	Unit
15:0	Sets the effective load line (V/I slope) for the rail in which the device is used. When the device is part of a current sharing rail, this value must be non-zero and the same for all devices in the rail.	Linear	mV/A

**FREQUENCY\_SWITCH (0x33)**

Description: Controls the switching frequency.

Bit	Description	Format	Unit
15:0	Sets the switching frequency in 1 kHz steps. The specified range is 400 - 800 kHz.	Linear	kHz

**INTERLEAVE (0x37)**

Addressing: Page

Description: Configures the phase offset with respect to a common SYNC clock.

Bit	Function	Description	Format
7:4	Number of Rails	Value 0-15. Sets the number of rails in the group. A value of 0 is interpreted as 16.	Integer Unsigned
3:0	Rail Position	Value 0-15. Sets position of the device's rail within the group.	Integer Unsigned

**IOUT\_CAL\_GAIN (0x38)**

Addressing: Page

Description: Sets the current sense resistance.

Bit	Description	Format	Unit
15:0	Sets the effective impedance for current sensing at +25°C.	Linear	mΩ

<b>BMR469 series</b> PoL Regulators Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

**IOUT\_CAL\_OFFSET (0x39)**

Addressing: Page

Description: Sets the current-sense offset.

Bit	Description	Format	Unit
15:0	Sets an offset to IOUT readings. Use to compensate for delayed measurements of current ramp.	Linear	A

**VOUT\_OV\_FAULT\_LIMIT (0x40)**

Addressing: Page

Description: Sets the VOUT overvoltage fault threshold.

Bit	Description	Format	Unit
15:0	Sets the VOUT overvoltage fault threshold.	Vout Mode Unsigned	V

**VOUT\_OV\_FAULT\_RESPONSE (0x41)**

Addressing: Page

Description: Sets the VOUT OV fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value +1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
111	280 ms				

**VOUT\_UV\_FAULT\_LIMIT (0x44)**

Addressing: Page

Description: Sets the VOUT under-voltage fault threshold. This threshold is also used for deasserting PG (Power Good).

Bit	Description	Format	Unit
15:0	Sets the VOUT under-voltage fault threshold	Vout Mode Unsigned	V

**VOUT\_UV\_FAULT\_RESPONSE (0x45)**

Addressing: Page

Description: Sets the VOUT UV LIMIT Response.



**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value +1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

**IOUT\_OC\_FAULT\_LIMIT (0x46)**

Addressing: Page

Description: Sets the output over-current peak limit.

Bit	Description	Format	Unit
15:0	Sets the IOUT overcurrent peak fault threshold for each phase, i.e. either phase can trigger an overcurrent fault. Thus for two-phase, the effective fault threshold will be twice the value of this command.	Linear	A

**IOUT\_UC\_FAULT\_LIMIT (0x4B)**

Addressing: Page

Description: Sets the output under-current peak limit.

Bit	Description	Format	Unit
15:0	Sets the IOUT undercurrent peak fault threshold for each phase, i.e. either phase can trigger an undercurrent fault. Thus for two-phase, the effective fault threshold will be twice the value of this command.	Linear	A

**OT\_FAULT\_LIMIT (0x4F)**

Addressing: Page

Description: Sets the over-temperature fault limit.

Bit	Description	Format	Unit
15:0	Sets the over-temperature fault threshold.	Linear	°C

**OT\_FAULT\_RESPONSE (0x50)**

Addressing: Page

Description: Sets the over-temperature fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response		10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].



**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

Bit	Function	Description	Value	Function	Description
		Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	11	Disable and Resume	Disable the output without delay Operation resumes and the output is enabled when the temperature falls below the OT_WARN_LIMIT.
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value + 1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

**OT\_WARN\_LIMIT (0x51)**

Addressing: Page  
Description: Sets the over-temperature warning limit.

Bit	Description	Format	Unit
15:0	Sets the over-temperature warning threshold.	Linear	°C

**UT\_WARN\_LIMIT (0x52)**

Addressing: Page  
Description: Sets the under-temperature warning limit.

Bit	Description	Format	Unit
15:0	Sets the undertemperature warning threshold.	Linear	°C

**UT\_FAULT\_LIMIT (0x53)**

Addressing: Page  
Description: Sets the under-temperature fault limit.

Bit	Description	Format	Unit
15:0	Sets the undertemperature fault threshold.	Linear	°C

**UT\_FAULT\_RESPONSE (0x54)**

Addressing: Page  
Description: Sets the under-temperature fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
			11	Disable and Resume	Disable the output without delay Operation resumes and the output is enabled when the temperature rises above the UT_WARN_LIMIT.

**BMR469 series PoL Regulators**  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

Bit	Function	Description	Value	Function	Description
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value +1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

**VIN\_OV\_FAULT\_LIMIT (0x55)**

Description: Sets the input over-voltage fault limit.

Bit	Description	Format	Unit
15:0	Sets the VIN overvoltage fault threshold.	Linear	V

**VIN\_OV\_FAULT\_RESPONSE (0x56)**

Description: Sets the input over-voltage fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
			11	Disable and Resume	Disable the output without delay, Operation resumes and the output is enabled when Vin falls below the VIN_OV_WARN_LIMIT.
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value +1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

**VIN\_OV\_WARN\_LIMIT (0x57)**

Description: Sets the input over-voltage warning limit.

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Description	Format	Unit
15:0	Sets the VIN overvoltage warning threshold.	Linear	V

#### VIN\_UV\_WARN\_LIMIT (0x58)

Description: Sets the input under-voltage warning limit.

Bit	Description	Format	Unit
15:0	Sets the VIN undervoltage warning threshold.	Linear	V

#### VIN\_UV\_FAULT\_LIMIT (0x59)

Description: Sets the input under-voltage fault limit.

Bit	Description	Format	Unit
15:0	Sets the VIN undervoltage fault threshold.	Linear	V

#### VIN\_UV\_FAULT\_RESPONSE (0x5A)

Description: Sets the input under-voltage fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
			11	Disable and Resume	Disable the output without delay, Operation resumes and the output is enabled when Vin rise above the VIN_UV_WARN_LIMIT.
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value +1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
111	280 ms				

#### POWER\_GOOD\_ON (0x5E)

Addressing: Page

Description: Sets the output voltage threshold for asserting PG (Power Good).

Bit	Description	Format	Unit
15:0	Sets the output voltage threshold for asserting PG (Power Good).	Vout Mode Unsigned	V

#### TON\_DELAY (0x60)

Addressing: Page

Description: Sets the turn-on delay time

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Description	Format	Unit
15:0	Sets the delay time from ENABLE to start of the rise of the output voltage. The time can range from 3 ms up to 250 ms. For a current sharing group this range is valid if PMBus enable or CTRL pin enable is used. To guarantee operation with the slowest of input ramps in a self-enabled scenario, a minimum TON_DELAY of 30 ms is recommended.	Linear	ms

#### TON\_RISE (0x61)

Addressing: Page

Description: Sets the turn-on ramp-up time.

Bit	Description	Format	Unit
15:0	Sets the rise time of VOUT after ENABLE and On Delay. The time can range from 0 ms to 100 ms.	Linear	ms

#### TOFF\_DELAY (0x64)

Addressing: Page

Description: Sets the turn-off delay.

Bit	Description	Format	Unit
15:0	Sets the delay time from DISABLE to start of the fall of the output voltage. Normally the time can range from 4 ms up to 250 ms. A value of 0 ms can be set to guarantee a fast shut-off, but this will force the device to Immediate Off behaviour, even if soft-off, i.e. ramp-down, is configured (in ON_OFF_CONFIG).	Linear	ms

#### TOFF\_FALL (0x65)

Addressing: Page

Description: Sets the turn-off ramp-down time.

Bit	Description	Format	Unit
15:0	Sets the fall time for VOUT after DISABLE and Off Delay. The time can range from 0 ms to 100 ms.	Linear	ms

#### STATUS\_BYTE (0x78)

Addressing: Page

Description: Returns a brief fault/warning status byte.

Bit	Function	Description	Value	Description
7	Busy	A fault was declared because the device was busy and unable to respond.	0	No fault
			1	Fault
6	Off	This bit is asserted if the unit is not providing power to the output due to not being enabled, i.e. not set when output shut down due to fault.	0	No fault
			1	Fault
5	Vout Overvoltage Fault	An output overvoltage fault has occurred.	0	No fault
			1	Fault
4	Iout Overcurrent Fault	An output overcurrent fault has occurred.	0	No fault
			1	Fault
3	Vin Undervoltage Fault	An input undervoltage fault has occurred.	0	No fault
			1	Fault
2	Temperature	A temperature fault or warning has occurred.	0	No fault
			1	Fault
1	Communication/Logic	A communications, memory or logic fault has occurred.	0	No fault
			1	Fault

#### STATUS\_WORD (0x79)

Addressing: Page

Description: Returns an extended fault/warning status byte.

Bit	Function	Description	Value	Description
15	Vout	An output voltage fault or warning has occurred.	0	No fault
			1	Fault
14	Iout	An output current fault or warning has occurred.	0	No Fault.

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

Bit	Function	Description	Value	Description
			1	Fault.
13	Input	An input voltage, input current, or input power fault or warning has occurred.	0	No Fault.
			1	Fault.
12	Mfr	A manufacturer specific fault or warning has occurred.	0	No Fault.
			1	Fault.
11	Power-Good	The Power-Good signal, if present, is negated.	0	No Fault.
			1	Fault.
7	Busy	A fault was declared because the device was busy and unable to respond.	0	No Fault.
			1	Fault.
6	Off	This bit is asserted if the unit is not providing power to the output due to not being enabled, i.e. not set when output shut down due to fault.	0	No Fault.
			1	Fault.
5	Vout Overvoltage Fault	An output overvoltage fault has occurred.	0	No Fault.
			1	Fault.
4	Iout Overcurrent Fault	An output overcurrent fault has occurred.	0	No Fault.
			1	Fault.
3	Vin Undervoltage Fault	An input undervoltage fault has occurred.	0	No Fault.
			1	Fault.
2	Temperature	A temperature fault or warning has occurred.	0	No Fault.
			1	Fault.
1	Communication/Logic	A communications, memory or logic fault has occurred.	0	No fault.
			1	Fault.

**STATUS\_VOUT (0x7A)**

Addressing: Page

Description: Returns Vout-related fault/warning status bits.

Bit	Function	Description	Value	Description
7	Vout Overvoltage Fault	Vout Overvoltage Fault.	0	No Fault.
			1	Fault.
4	Vout Undervoltage Fault	Vout Undervoltage Fault.	0	No Fault.
			1	Fault.

**STATUS\_IOUT (0x7B)**

Addressing: Page

Description: Returns Iout-related fault/warning status bits.

Bit	Function	Description	Value	Description
7	Iout Overcurrent Fault	Iout Overcurrent Fault.	0	No Fault.
			1	Fault.
4	Iout Undercurrent Fault	Iout Undercurrent Fault.	0	No Fault.
			1	Fault.

**STATUS\_INPUT (0x7C)**

Description: Returns VIN/IIN-related fault/warning status bits.

Bit	Function	Description	Value	Description
7	Vin Overvoltage Fault	Vin Overvoltage Fault.	0	No Fault.
			1	Fault.
6	Vin Overvoltage Warning	VIN Overvoltage Warning.	0	No Warning.
			1	Warning.
5	Vin Undervoltage Warning	Vin Undervoltage Warning.	0	No Warning.
			1	Warning.
4	Vin Undervoltage Fault	Vin Undervoltage Fault.	0	No Fault.
			1	Fault.

**STATUS\_TEMPERATURE (0x7D)**

Addressing: Page

Description: Returns the temperature-related fault/warning status bits

**BMR469 series** PoL Regulators  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
 © Flex

Bit	Function	Description	Value	Description
7	Overtemperature Fault	Overtemperature Fault.	0	No Fault.
			1	Fault.
6	Overtemperature Warning	Overtemperature Warning.	0	No Warning.
			1	Warning.
5	Undertemperature Warning	Undertemperature Warning.	0	No Warning.
			1	Warning.
4	Undertemperature Fault	Undertemperature Fault.	0	No Fault.
			1	Fault.

#### STATUS\_CML (0x7E)

Description: Returns Communication/Logic/Memory-related fault/warning status bits.

Bit	Function	Description	Value	Description
7	Invalid Or Unsupported Command Received	Invalid Or Unsupported Command Received.	0	No Invalid Command Received.
			1	Invalid Command Received.
6	Invalid Or Unsupported Data Received	Invalid Or Unsupported Data Received.	0	No Invalid Data Received.
			1	Invalid Data Received.
5	Packet Error Check Failed	Packet Error Check (PEC) Failed.	0	No Failure.
			1	Failure.
1	Other Communication Fault	A PMBus command tried to write to a read-only or protected command, or a communication fault other than the ones listed in this table has occurred.	0	No Fault.
			1	Fault.

#### STATUS\_MFR\_SPECIFIC (0x80)

Description: Returns manufacturer specific status information.

Bit	Function	Description	Value	Description
6	GCB fault	An error occurred in GCB communication	0	No Fault.
			1	Fault.
5	VMON UV warning	VMON under voltage warning. The warning limit is 110% of the configured VMON UV fault limit.	0	No Fault.
			1	Fault.
4	VMON OV warning	VMON over voltage warning. The warning limit is 90% of the configured VMON OV fault limit.	0	No Fault.
			1	Fault.
3	Clock Fail/Loss of sync	External Switching Period Fault (TSW); indicates loss of external SYNC clock.	0	No Fault.
			1	Fault.
1	VMON UV fault	VMON under voltage fault	0	No Fault.
			1	Fault.
0	VMON OV fault	VMON over voltage fault.	0	No Fault.
			1	Fault.

#### READ\_VIN (0x88)

Description: Returns the measured input voltage.

Bit	Description	Format	Unit
15:0	Returns the input voltage reading.	Linear	V

#### READ\_VOUT (0x8B)

Addressing: Page

Description: Returns the measured output voltage.

Bit	Description	Format	Unit
15:0	Returns the measured output voltage.	Vout Mode Unsigned	V

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

#### READ\_IOUT (0x8C)

Addressing: Page

Description: Returns the measured output current.

Bit	Description	Format	Unit
15:0	Returns the output current reading. The device will NACK this command when not enabled and not in the USER_CONFIG monitor mode.	Linear	A

#### READ\_TEMPERATURE\_1 (0x8D)

Description: Returns the measured temperature (internal).

Bit	Description	Format	Unit
15:0	Returns the measured temperature of internal sensor.	Linear	°C

#### READ\_TEMPERATURE\_3 (0x8F)

Description: Returns the measured temperature from the VMON/TMON pin.

Bit	Description	Format	Unit
15:0	Returns the measured temperature from the VMON/TMON pin.	Linear	°C

#### READ\_DUTY\_CYCLE (0x94)

Addressing: Page

Description: Returns the measured duty cycle in percent.

Bit	Description	Format	Unit
15:0	Returns the target duty cycle during the ENABLE state. The device will NACK this command when not enabled and not in the USER_CONFIG monitor mode.	Linear	%

#### READ\_FREQUENCY (0x95)

Description: Returns the measured switching frequency.

Bit	Description	Format	Unit
15:0	Returns the measured operating switch frequency.	Linear	kHz

#### PMBUS\_REVISION (0x98)

Description: Returns the PMBus revision number for this device.

Bit	Function	Description	Value	Function	Description
7:4	Part I Revision	Part I Revision.	0000	1.0	Part I Revision 1.0.
			0001	1.1	Part I Revision 1.1.
			0010	1.2	Part I Revision 1.2.
3:0	Part II Revision	Part II Revision.	0000	1.0	Part II Revision 1.0.
			0001	1.1	Part II Revision 1.1.
			0010	1.2	Part II Revision 1.2.

#### MFR\_ID (0x99)

Description: Sets the manufacturer ID String.

Bit	Description	Format
175:0	Maximum of 22 characters.	ASCII

#### MFR\_MODEL (0x9A)

Description: Sets the manufacturer model string.

Bit	Description	Format
111:0	Maximum of 14 characters.	ASCII

#### MFR\_REVISION (0x9B)

Description: Sets the manufacturer revision string.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

 1/28701-BMR469 Rev.D November 2022  
 © Flex

Bit	Description	Format
191:0	Maximum of 24 characters.	ASCII

**MFR\_LOCATION (0x9C)**

Description: Sets the manufacturer location string.

Bit	Description	Format
55:0	Maximum of 7 characters.	ASCII

**MFR\_DATE (0x9D)**

Description: Sets the manufacturer date at YYMMDD.

Bit	Description	Format
79:0	Maximum of 10 characters.	ASCII

**MFR\_SERIAL (0x9E)**

Description: Sets the manufacturer serial string.

Bit	Description	Format
103:0	Maximum of 13 characters.	ASCII

**IC\_DEVICE\_ID (0xAD)**

Description: Reports identification information (not used)

Bit	Description	Format
31:0	Reports identification information (not used)	Byte Array

**IC\_DEVICE\_REV (0xAE)**

Description: Reports revision information (not used)

Bit	Description	Format
31:0	Reports revision information (not used)	Byte Array

**USER\_DATA\_00 (0xB0)**

Description: Sets a user defined data string.

Bit	Description	Format
183:0	Maximum of 23 characters.	ASCII

**MIN\_VOUT\_REG (0xCE)**

Addressing: Page

Description: Minimum regulation voltage.

Bit	Description	Format	Unit
15:0	Sets the minimum output voltage that the device will attempt to regulate to during start-up and shut-down ramps.	Linear	mV

**ISENSE\_CONFIG (0xD0)**

Addressing: Page

Description: Configures the current sense circuitry.

Bit	Function	Description	Value	Function	Description
15:11	Current Sense Blanking Delay	Sets the current sense blanking time (i.e. the time after switch transition before current measurement starts) in increments of 32ns.	00000	0 ns	
			00001	32 ns	
			00010	64 ns	
			00011	96 ns	
			00100	128 ns	
			00101	160 ns	
			00110	192 ns	



**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

Bit	Function	Description	Value	Function	Description
			00111	224 ns	
			01000	256 ns	
			01001	288 ns	
			01010	320 ns	
			01011	352 ns	
			01100	384 ns	
			01101	416 ns	
			01110	448 ns	
			01111	480 ns	
			10000	512 ns	
			10001	544 ns	
			10010	576 ns	
			10011	608 ns	
			10100	640 ns	
			10101	672 ns	
			10110	704 ns	
10111	736 ns				
11000	768 ns				
11001	800 ns				
11010	832 ns				
10:8	Current Sense Fault Count	Sets the number of consecutive over-current (OC) or under-current (UC) events required for a fault. An event can occur once during each switching cycle. For example, if 5 is selected, an OC or UC event must occur for 5 consecutive switching cycles, resulting in a delay of at least 5 switching periods.	000	1	
			001	3	
			010	5	
			011	7	
			100	9	
			101	11	
			110	13	
			111	15	
3:2	Current Sense Control	Selection of DCR current sensing method across inductor.	11	SPS	Measurement with SPS.
1:0	Current Sense Range	Sets the range of the current sense ADC.	00	Low range ±25 mV	
			01	Mid range ±35 mV	
			10	High range ±50 mV	

**USER\_CONFIG (0xD1)**

Addressing: Page

Description: Sets misc. device configurations.

Bit	Function	Description	Format
15:11	Minimum Duty Cycle	Value 0-31. Sets the minimum duty cycle to $2 \times (\text{value} + 1) / 512 \times T_{sw}$ when enabled by Bit 7 ( $T_{sw}$ = switching period).	Integer Unsigned

Bit	Function	Description	Value	Function	Description
7	Min. Duty Cycle Control	Enable or disable minimum duty cycle.	1		Minimum Duty Cycle Enabled.
			0		Minimum Duty Cycle Disabled.
5	Vset Select	Vset select	0	VSET0	Uses only VSET0 to set output voltage
			1	VSET1	Uses only VSET1 to set output voltage
3	PWML Disable State	PWML output control	0	Low	Low when disabled
			1	High	High when disabled
2	PG Pin Output Control	PG Pin Output Control.	0	Open-Drain	PG is open-drain
			1	Push-Pull	PG is push-pull
1	Ext. Temp Sense		1		External temperature sensor enabled.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

Bit	Function	Description	Value	Function	Description
		Enable or disable external temperature sensor (not used). When enabled it will be used for temp compensation of read current.	0		External temperature sensor disabled.
0	Ext. Temp Sense for Faults	Selects external temperature sensor to determine temperature faults (not used).	1		Select external temperature sensor.
			0		Do not select external temperature sensor (internal sensor is used).

**GCB\_CONFIG (0xD3)**

Addressing: Page

Description: Configures the Group Communication Bus addressing and current sharing.

Bit	Function	Description	Format
12:8	GCB/Rail ID	Value 0-31. Sets the rail's GCB ID for current sharing, sequencing and fault spreading. All devices within a current sharing group must be assigned the same GCB ID.	Integer Unsigned

Bit	Function	Description	Value	Function	Description
15:13	Phase ID	Value 0-7. Sets the device's phase position within a current sharing group.	000	Position 1	
			001	Position 2	
			010	Position 3	
			011	Position 4	
			100	Position 5	
			101	Position 6	
			110	Position 7	
			111	Position 8	
2:0	Phases in rail	Value 1, 3, 5 or 7. Identifies the number of phases on the same rail.	000	1 phase	
			001	2 phases	
			011	4 phases	
			101	6 phases	
			111	8 phases	

**POWER\_GOOD\_DELAY (0xD4)**

Addressing: Page

Description: Sets the Power-Good delay time.

Bit	Description	Format	Unit
15:0	Sets the delay applied between the output exceeding the PG threshold (POWER_GOOD_ON) and asserting the PG pin. The delay time can range from 0 ms up to 5000 ms. Inside the device, the set value will be rounded to closest integer value.	Linear	ms

**MULTI\_PHASE\_RAMP\_GAIN (0xD5)**

Description: This command value indirectly determines the output voltage rise time for current sharing rails. Typical gain values range from 1 to 5. Lower gain values produce longer ramp times. This ramp mode is automatically selected when the product is configured for current sharing. When in current sharing ramp mode, the normal high bandwidth turn-on ramp is disabled, resulting in a lower loop bandwidth during start-up ramps. Large load current transitions during multi-phase ramp-ups will cause output voltage discontinuities. Once Power Good has been asserted, the normal high bandwidth control loop is enabled and the product operates normally. When in a current sharing setup, Soft Off ramps are not allowed (TOFF\_FALL is ignored).

Bit	Description	Format
7:0	Current sharing ramp-up gain value.	Integer Unsigned

**INDUCTOR (0xD6)**

Addressing: Page

Description: Informs the device of circuit's inductor value.

<b>BMR469 series</b> PoL Regulators Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

Bit	Description	Format	Unit
15:0	This is used in adaptive algorithm calculations relating to the inductor ripple current. Range is 0-100 $\mu$ H.	Linear	$\mu$ H

### SNAPSHOT\_FAULT\_MASK (0xD7)

Description: Masking for which faults will trigger a snapshot NVM write.

Bit	Function	Description	Value	Description
13	Group fault	Block fault from when a rail in your fault group has faulted.	1	Trigger blocked
			0	Trigger enabled
12	Phase fault	Block fault from when a phase in your rail has faulted.	1	Trigger blocked
			0	Trigger enabled
11	CPU fault	Block general purpose CPU fault.	1	Trigger blocked
			0	Trigger enabled
10	CRC fault	Block memory CRC fault	1	Trigger blocked
			0	Trigger enabled
7	Iout UC fault	Block output under current fault	1	Trigger blocked
			0	Trigger enabled
6	Iout OC fault	Block output over current fault	1	Trigger blocked
			0	Trigger enabled
5	Vin UV fault	Block input under voltage fault	1	Trigger blocked
			0	Trigger enabled
4	Vin OV fault	Block input over voltage fault	1	Trigger blocked
			0	Trigger enabled
3	UT fault	Block under temperature fault	1	Trigger blocked
			0	Trigger enabled
2	OT fault	Block over temperature fault	1	Trigger blocked
			0	Trigger enabled
1	Vout UV fault	Block output under voltage fault	1	Trigger blocked
			0	Trigger enabled
0	Vout OV fault	Block output over voltage fault	1	Trigger blocked
			0	Trigger enabled

### OVUV\_CONFIG (0xD8)

Addressing: Page

Description: Sets output OV/UV control features.

Bit	Function	Description	Format
3:0	No Of Limit Violations	Value 0-15. Value + 1 consecutive OV or UV violations to initiate a fault response.	Integer Unsigned

Bit	Function	Description	Value	Description
7	OV Fault Control (Crowbar)	Control of low-side power switch after an Over Voltage fault.	0	An OV fault does not enable the low-side power device.
			1	An OV fault enables the low-side power device.

### MFR\_SMBALERT\_MASK (0xDB)

Description: Masking of which warning or fault indications that will trigger an assertion of the SALERT signal output. Each byte corresponds to masking of one status command according to: Byte 0: Mask of STATUS\_VOUT [7:0] Byte 1: Mask of STATUS\_IOUT [7:0] Byte 2: Mask of STATUS\_INPUT [7:0] Byte 3: Mask of STATUS\_TEMPERATURE [7:0] Byte 4: Mask of STATUS\_CML [7:0] Byte 5: Mask of STATUS\_OTHER[7:0] Byte 6: Mask of STATUS\_MFR\_SPECIFIC [7:0]

Bit	Function	Description	Value	Description
54	GCB fault	An error occurred in GCB communication	1	Trigger blocked
			0	Trigger enabled
53	VMON UV warning	VMON under voltage warning. The warning limit is 110% of the configured VMON UV fault limit.	1	Trigger blocked
			0	Trigger enabled
52	VMON OV warning	VMON over voltage warning. The warning limit is 90% of the configured VMON OV fault limit.	1	Trigger blocked
			0	Trigger enabled

**BMR469 series** PoL Regulators  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Function	Description	Value	Description
51	Clock Fail/Loss of sync	External Switching Period Fault (TSW); indicates loss of external SYNC clock.	1	Trigger blocked
			0	Trigger enabled
50	Rail fault in group	One of the rails in your group faulted	1	Trigger blocked
			0	Trigger enabled
49	VMON UV fault	VMON under voltage fault	1	Trigger blocked
			0	Trigger enabled
48	VMON OV fault	VMON over voltage fault	1	Trigger blocked
			0	Trigger enabled
39	Invalid Or Unsupported Command Received	Invalid Or Unsupported Command Received.	1	Trigger blocked
			0	Trigger enabled
38	Invalid Or Unsupported Data Received	Invalid Or Unsupported Data Received.	1	Trigger blocked
			0	Trigger enabled
37	Packet Error Check Failed	Packet Error Check Failed.	1	Trigger blocked
			0	Trigger enabled
33	Other Communication Fault	A PMBus command tried to write to a read-only or protected command, or a communication fault other than the ones listed in this table has occurred.	1	Trigger blocked
			0	Trigger enabled
31	Overtemperature Fault	Overtemperature Fault.	1	Trigger blocked
			0	Trigger enabled
30	Overtemperature Warning	Overtemperature Warning.	1	Trigger blocked
			0	Trigger enabled
29	Undertemperature Warning	Undertemperature Warning.	1	Trigger blocked
			0	Trigger enabled
28	Undertemperature Fault	Undertemperature Fault.	1	Trigger blocked
			0	Trigger enabled
23	Vin Overvoltage Fault	Vin Overvoltage Fault.	1	Trigger blocked
			0	Trigger enabled
22	Vin Overvoltage Warning	VIN Overvoltage Warning.	1	Trigger blocked
			0	Trigger enabled
21	Vin Undervoltage Warning	Vin Undervoltage Warning.	1	Trigger blocked
			0	Trigger enabled
20	Vin Undervoltage Fault	Vin Undervoltage Fault.	1	Trigger blocked
			0	Trigger enabled
15	Iout Overcurrent Fault	Iout Overcurrent Fault.	1	Trigger blocked
			0	Trigger enabled
12	Iout Undercurrent Fault	Iout Undercurrent Fault.	1	Trigger blocked
			0	Trigger enabled
7	Vout Overvoltage Fault	Vout Overvoltage Fault.	1	Trigger blocked
			0	Trigger enabled
4	Vout Undervoltage Fault	Vout Undervoltage Fault.	1	Trigger blocked
			0	Trigger enabled

#### TEMPCO\_CONFIG (0xDC)

Addressing: Page

Description: Temp correction factor for measured output current.

Bit	Function	Description	Format	Unit
6:0	Isense Temperature Correction	Configures the correction factor TC for output current sense. When using external temperature sensors, the coefficient applies to both temperature sensors. $RSEN(DCR) = IOUT\_CAL\_GAIN \times (1 + TC \times 10^{-4} \times (T - 25))$ where RSEN = resistance of sense element.	Integer Unsigned	x 100p pm/°C

Bit	Function	Description	Value	Function	Description
7	Temperature correction source	Selects the temperature sensor source for current sense temp correction. (To use the external temp sensor it must be enabled in USER_CONFIG).	0	Internal temp sensor	Selects the internal temperature sensor.
			1	External temp sensor	Selects the external temperature sensors.

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

#### **PINSTRAP\_READ\_STATUS (0xDD)**

Description: Reads back 7 bytes of 8-bit values that represent the pin-strap settings of each of the device's pin-strap pins. This value corresponds to a resistor value, a high a low, or an open condition. Each byte corresponds to pin-strap settings according to: Byte 6: Not used [7:0] Byte 5: Decode value of VSET1 pin-strap setting [7:0] Byte 4: Decode value of VSET0 pin-strap setting [7:0] Byte 3: Decode value of UVLO pin-strap setting [7:0] Byte 2: Decode value of SYNC pin-strap setting [7:0] Byte 1: Decode value of CFG pin-strap setting [7:0] Byte 0: Decode value of ASCR pin-strap setting [7:0]

Bit	Function	Description	Value	Function	Description			
47:40	VSET1 Pin Decode	VSET1 Pin-strap Resistance Value.	0x00	10 Kohm				
			0x01	11 Kohm				
			0x02	12.1 Kohm				
			0x03	13.3 Kohm				
			0x04	14.7 Kohm				
			0x05	16.2 Kohm				
			0x06	17.8 Kohm				
			0x07	19.6 Kohm				
			0x08	21.5 Kohm				
			0x09	23.7 Kohm				
			0x0A	26.1 Kohm				
			0x0B	28.7 Kohm				
			0x0C	31.6 Kohm				
			0x0D	34.8 Kohm				
			0x0E	38.3 Kohm				
			0x0F	42.2 Kohm				
			0x10	46.4 Kohm				
			0x11	51.1 Kohm				
			0x12	56.2 Kohm				
			0x13	61.9 Kohm				
			0x14	68.1 Kohm				
			39:32	VSET0 Pin Decode	VSET0 Pin-strap Resistance value.	0x00	10 Kohm	
						0x01	11 Kohm	
						0x02	12.1 Kohm	
0x03	13.3 Kohm							
0x04	14.7 Kohm							
0x05	16.2 Kohm							
0x06	17.8 Kohm							
0x07	19.6 Kohm							
0x08	21.5 Kohm							
0x09	23.7 Kohm							
0x0A	26.1 Kohm							
0x0B	28.7 Kohm							
0x0C	31.6 Kohm							
0x0D	34.8 Kohm							
0x0E	38.3 Kohm							
0x0F	42.2 Kohm							
0x10	46.4 Kohm							
0x11	51.1 Kohm							
0x12	56.2 Kohm							
0x13	61.9 Kohm							
0x14	68.1 Kohm							



**BMR469 series** PoL Regulators  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
 © Flex

Bit	Function	Description	Value	Function	Description
			0x15	75 Kohm	
			0x16	82.5 Kohm	
			0x17	90.9 Kohm	
			0x18	100 Kohm	
			0x19	110 Kohm	
			0x1A	121 Kohm	
			0x1B	133 Kohm	
			0x1C	147 Kohm	
			0x1D	162 Kohm	
			0x1E	178 Kohm	
			0xF1	SHORTED	
			0xF2	INFINITE	
			31:24	UVLO Pin Decode	UVLO Pin-strap Resistance Value.
0x01	11 Kohm				
0x02	12.1 Kohm				
0x03	13.3 Kohm				
0x04	14.7 Kohm				
0x05	16.2 Kohm				
0x06	17.8 Kohm				
0x07	19.6 Kohm				
0x08	21.5 Kohm				
0x09	23.7 Kohm				
0x0A	26.1 Kohm				
0x0B	28.7 Kohm				
0x0C	31.6 Kohm				
0x0D	34.8 Kohm				
0x0E	38.3 Kohm				
0x0F	42.2 Kohm				
0x10	46.4 Kohm				
0x11	51.1 Kohm				
0x12	56.2 Kohm				
0x13	61.9 Kohm				
0x14	68.1 Kohm				
0x15	75 Kohm				
0x16	82.5 Kohm				
0x17	90.9 Kohm				
0x18	100 Kohm				
0x19	110 Kohm				
0x1A	121 Kohm				
0x1B	133 Kohm				
0x1C	147 Kohm				
0x1D	162 Kohm				
0x1E	178 Kohm				
0xF1	SHORTED				
0xF2	INFINITE				
23:16	SYNC Pin Decode	SYNC Pin-strap Resistance Value.	0x00	10 Kohm	
			0x01	11 Kohm	
			0x02	12.1 Kohm	
			0x03	13.3 Kohm	
			0x04	14.7 Kohm	
			0x05	16.2 Kohm	
			0x06	17.8 Kohm	
			0x07	19.6 Kohm	
			0x08	21.5 Kohm	
			0x09	23.7 Kohm	
			0x0A	26.1 Kohm	
			0x0B	28.7 Kohm	
			0x0C	31.6 Kohm	
			0x0D	34.8 Kohm	
			0x0E	38.3 Kohm	
0x0F	42.2 Kohm				

**BMR469 series** PoL Regulators  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

Bit	Function	Description	Value	Function	Description
			0x10	46.4 Kohm	
			0x11	51.1 Kohm	
			0x12	56.2 Kohm	
			0x13	61.9 Kohm	
			0x14	68.1 Kohm	
			0x15	75 Kohm	
			0x16	82.5 Kohm	
			0x17	90.9 Kohm	
			0x18	100 Kohm	
			0x19	110 Kohm	
			0x1A	121 Kohm	
			0x1B	133 Kohm	
			0x1C	147 Kohm	
			0x1D	162 Kohm	
			0x1E	178 Kohm	
			0xF1	SHORTED	
			0xF2	INFINITE	
15:8	CFG Pin Decode	CFG Pin-strap Resistance Value.	0x00	10 Kohm	
			0x01	11 Kohm	
			0x02	12.1 Kohm	
			0x03	13.3 Kohm	
			0x04	14.7 Kohm	
			0x05	16.2 Kohm	
			0x06	17.8 Kohm	
			0x07	19.6 Kohm	
			0x08	21.5 Kohm	
			0x09	23.7 Kohm	
			0x0A	26.1 Kohm	
			0x0B	28.7 Kohm	
			0x0C	31.6 Kohm	
			0x0D	34.8 Kohm	
			0x0E	38.3 Kohm	
			0x0F	42.2 Kohm	
			0x10	46.4 Kohm	
			0x11	51.1 Kohm	
			0x12	56.2 Kohm	
			0x13	61.9 Kohm	
			0x14	68.1 Kohm	
			0x15	75 Kohm	
			0x16	82.5 Kohm	
			0x17	90.9 Kohm	
			0x18	100 Kohm	
			0x19	110 Kohm	
			0x1A	121 Kohm	
			0x1B	133 Kohm	
			0x1C	147 Kohm	
			0x1D	162 Kohm	
			0x1E	178 Kohm	
			0xF1	SHORTED	
			0xF2	INFINITE	
7:0	ASCR Pin Decode	ASCR Pin-strap Resistance Value.	0x00	10 Kohm	
			0x01	11 Kohm	
			0x02	12.1 Kohm	
			0x03	13.3 Kohm	
			0x04	14.7 Kohm	
			0x05	16.2 Kohm	
			0x06	17.8 Kohm	
			0x07	19.6 Kohm	
			0x08	21.5 Kohm	
			0x09	23.7 Kohm	
			0x0A	26.1 Kohm	

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022  
© Flex

Bit	Function	Description	Value	Function	Description
			0x0B	28.7 Kohm	
			0x0C	31.6 Kohm	
			0x0D	34.8 Kohm	
			0x0E	38.3 Kohm	
			0x0F	42.2 Kohm	
			0x10	46.4 Kohm	
			0x11	51.1 Kohm	
			0x12	56.2 Kohm	
			0x13	61.9 Kohm	
			0x14	68.1 Kohm	
			0x15	75 Kohm	
			0x16	82.5 Kohm	
			0x17	90.9 Kohm	
			0x18	100 Kohm	
			0x19	110 Kohm	
			0x1A	121 Kohm	
			0x1B	133 Kohm	
			0x1C	147 Kohm	
			0x1D	162 Kohm	
			0x1E	178 Kohm	
			0xF1	SHORTED	
			0xF2	INFINITE	

**ASCR\_CONFIG (0xDF)**

Addressing: Page  
Description: Control loop settings

Bit	Function	Description	Format
23:16	ASCR Residual	Residual factor	Integer Unsigned
15:0	ASCR Gain	Gain factor	Integer Unsigned

Bit	Function	Description	Value	Description
24	ASCR Enable	Enable or disable the ASCR function.	1	ASCR enabled
			0	ASCR disabled

**SEQUENCE (0xE0)**

Addressing: Page  
Description: The device will enable its output when its CTRL or OPERATION enable state, as defined by ON\_OFF\_CONFIG, is set and the prequel device has issued a Power-Good event on the GCB bus. The device will disable its output (using the programmed delay values) when the sequel device has issued a Power-Down event on the GCB bus. The data field is a two-byte value. The most-significant byte contains the 5-bit Rail GCB ID of the prequel device. The least-significant byte contains the 5-bit Rail GCB ID of the sequel device. The most significant bit of each byte contains the enable of the prequel or sequel mode.

Bit	Function	Description	Format
12:8	Prequel Rail GCB ID	Value 0-31. Set to the Rail GCB ID of the rail that should precede this device's rail in a sequence order.	Integer Unsigned
4:0	Sequel Rail GCB ID	Value 0-31. Set to the Rail GCB ID of the rail that should follow this device's rail in a sequence order.	Integer Unsigned

Bit	Function	Description	Value	Description
15	Prequel Enable	Prequel Enable/Disable.	0	Disable, no prequel preceding this rail.
			1	Enable, prequel to this rail is defined by bits 12:8.
7	Sequel Enable	Sequel Enable/Disable.	0	Disable, no sequel following this rail.
			1	Enable, sequel to this rail is defined by bits 4:0.



<b>BMR469 series PoL Regulators</b> Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

**GCB\_GROUP (0xE2)**

Addressing: Page

Description: Rails (output voltages) are assigned group numbers in order to share specific behaviours. The GCB\_GROUP configures fault spreading group ID and enable, broadcast OPERATION group ID and enable, and broadcast VOUT\_COMMAND group ID and enable. Note that GCB Groups are separate and unique from GCB Phases. Current sharing rails need to be in the same DDC Group in order to respond to broadcast VOUT\_COMMAND and OPERATION commands. Power fail event responses are automatically spread in current sharing rails when they are configured using GCB\_CONFIG, regardless of their setting in GCB\_GROUP.

Bit	Function	Description	Format
20:16	Broadcast VOUT_COMMAND AND Group ID	Group ID (0-31) sent as data for broadcast VOUT_COMMAND events.	Integer Unsigned
12:8	Broadcast OPERATION Group ID	Group ID (0-31) sent as data for broadcast OPERATION command events.	Integer Unsigned
4:0	Fault Spreading Group ID	Group ID (0-31) sent as data for broadcast power fail events.	Integer Unsigned

Bit	Function	Description	Value	Function	Description
21	Broadcast VOUT_COMMAND AND Response	Controls how the device should respond to a received broadcast VOUT_COMMAND command event.	0	Ignore events	Ignores broadcast VOUT_COMMAND command events.
			1	Respond to events	Respond to broadcast VOUT_COMMAND command events with same Broadcast VOUT_COMMAND Group ID.
13	Broadcast OPERATION Response	Controls how the device should respond to a received broadcast OPERATION command event.	0	Ignore events	Ignores broadcast OPERATION command events.
			1	Respond to events	Respond to broadcast OPERATION command events with same Broadcast Enable Group ID.
5	Fault Spreading Response	Controls how the device should respond to a received broadcast power fail event.	0	Sequenced Shutdown	Responds to power fail events with same Power Fail Group ID with sequenced shutdown.
			1	Immediate Shutdown	Responds to power fail events with same Power Fail Group ID by shutting down immediately.

**DEVICE\_ID (0xE4)**

Description: Returns the 16-byte (character) device identifier string.

Bit	Description	Format
127:0	Returns the 16-byte (character) device identifier string.	ASCII

**MFR\_IOUT\_OC\_FAULT\_RESPONSE (0xE5)**

Addressing: Page

Description: Configures the output overcurrent fault response. The command format is the same as the PMBus standard responses for voltage and temperature faults except that it sets the overcurrent status bit.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
			11	Disable and Resume	Disable the output without delay. Operation resumes and the output is enabled when the fault is no longer present.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Function	Description	Value	Function	Description
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value +1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

**MFR\_IOUT\_UC\_FAULT\_RESPONSE (0xE6)**

Addressing: Page

Description: Configures the output undercurrent fault response. The command format is the same as the PMBus standard responses for voltage and temperature faults except that it sets the undercurrent status bit.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
			11	Disable and Resume	Disable the output without delay. Operation resumes and the output is enabled when the fault is no longer present.
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value +1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

**IOUT\_AVG\_OC\_FAULT\_LIMIT (0xE7)**

Addressing: Page

Description: Sets the IOUT average overcurrent fault threshold for each phase. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the D interval). This feature shares the OC fault bit operation (in STATUS\_IOUT) and OC fault response with IOUT\_OC\_FAULT\_LIMIT.

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D

November 2022

© Flex

Bit	Description	Format	Unit
15:0	Sets the IOUT average overcurrent fault threshold for each phase. Thus for two-phase, the effective fault threshold will be twice the value of this command.	Linear	A

**IOUT\_AVG\_UC\_FAULT\_LIMIT (0xE8)**

Addressing: Page

Description: Sets the IOUT average undercurrent fault threshold for each phase. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the D interval). This feature shares the UC fault bit operation (in STATUS\_IOUT) and UC fault response with IOUT\_UC\_FAULT\_LIMIT.

Bit	Description	Format	Unit
15:0	Sets the IOUT average undercurrent fault threshold for each phase. Thus for two-phase, the effective fault threshold will be twice the value of this command.	Linear	A

**USER\_GLOBAL\_CONFIG (0xE9)**

Description: TBD. This command is used to set options for output voltage sensing, maximum output voltage override, SMBus timeout, and GCB and SYNC output configurations. TBD.

Bit	Function	Description	Value	Function	Description
12	VMON/TMON CONFIG	Choose Voltage or Temperature returned from VMON/TMON pin	00	Voltage Return	MFR_READ_VMON returns voltage on VMON pin in volts.
			01	Temperature Return	READ_TEMPERATURE_3 returns in celsius
9:8	Vsense Select For Monitoring	Vsense Select For Monitoring And Fault Detection	00	Output 0 uses Vsense0, Output 1 uses Vsense1.	Output 0 uses Vsense0, Output 1 uses Vsense1.
			01	Both outputs use Vsense0	Both outputs use Vsense0
6	GCB Output Control	Configures how the GCB pin is used.	0	Open drain	GCB output is open-drain.
			1	Push-pull	GCB output is push-pull.
4	SMBus Timeout Disable	Enables or disables SMBus time-outs.	0		SMBus time-outs enabled.
			1		SMBus time-outs disabled.
2:1	Sync IO Control	Configures how the SYNC pin is used	00	SYNC pin not used	The internal clock is used for regulator's switching.
			01	SYNC pin as output	The internal clock is output on the SYNC pin, while also being used for regulator's switching.
			10	SYNC pin as input	An external clock on the SYNC pin is used for regulator's switching.

**SNAPSHOT (0xEA)**

Addressing: Page

Description: The SNAPSHOT command is a 32-byte read-back of parametric and status values. It allows monitoring and status data to be stored to NVM either during a fault condition or via SNAPSHOT\_CONTROL command. Snapshot is continuously updated in RAM (also when the output is disabled) and can be read using the SNAPSHOT command. When a fault occurs, and that fault is not masked off by the SNAPSHOT\_MASK command, the update of snapshot in RAM is stopped and the latest snapshot in RAM is stored to NVM. That snapshot data can then be read back by reading SNAPSHOT command, also after input voltage has been cycled. By checking the Flash Memory Status bits [183:176] in SNAPSHOT one can tell whether snapshot data is from NVM (due to a fault) or not. [183:176] = 0 means data is from NVM (and the continuous update in RAM is stopped), while [183:176] = 255 means the continuous update of snapshot in RAM is ongoing.

Bit	Function	Description	Format
183:176	NVM status	Value 0 : Snapshot data is from NVM and the continuous update in RAM is stopped (snapshot disabled) Value 255 : Continuous update of snapshot in RAM is ongoing (snapshot enabled)	Integer Unsigned

**BMR469 series PoL Regulators**  
 Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Function	Description	Format
175:1 68	Manufacturer Specific Status Byte	Manufacturer specific status byte.	Integer Unsigned
167:1 60	Status CML	Status CML.	Integer Unsigned
159:1 52	Status Temperature	Status temperature.	Integer Unsigned
151:1 44	Status Vin	Status Vin.	Integer Unsigned
143:1 36	Status Iout	Status Iout.	Integer Unsigned
135:1 28	Status Vout	Status vout.	Integer Unsigned
127:1 12	Switching Frequency	Switching frequency.	Linear
111:9 6	External Temperature	External Temperature	Linear
95:80	Internal Temperature	Internal temperature.	Linear
79:64	Duty Cycle	Duty cycle.	Linear
63:48	Peak Current	Peak current.	Linear
47:32	Load Current	Load current.	Linear
31:16	Output Voltage	Output voltage.	Vout Mode Unsigned
15:0	Input Voltage	Input voltage.	Linear

**LEGACY\_FAULT\_GROUP (0xF0)**

Addressing: Page

Description: This command allows the product to fault spread with other BMR products with different definition of the GCB\_GROUP command. The command sets which rail GCB IDs should be listened to for fault spreading information. The data sent is a 4-byte, 32-bit, bit vector where every bit represents a rail's GCB ID. A bit set to 1 indicates a device GCB ID to which the configured device will respond upon receiving a fault spreading event. In this vector, bit 0 of byte 0 corresponds to the rail with GCB ID 0. Following through, Bit 7 of byte 3 corresponds to the rail with GCB ID 31. NOTE: The rail's own GCB ID should not be set within the LEGACY\_FAULT\_GROUP command for that device/rail. All products in a current share rail must shutdown for the rail to report a shutdown. If fault spread mode is enabled in USER\_CONFIG, the device will immediately shut down if one of its GCB\_GROUP members fail. The rail will attempt its configured restart only after all devices/rails within the GCB\_GROUP have cleared their faults. If fault spread mode is disabled in USER\_CONFIG, the device will perform a sequenced shutdown as defined by the SEQUENCE command setting. The rails/devices in a sequencing set only attempt their configured restart after all faults have cleared within the GCB\_GROUP. If fault spread mode is disabled and sequencing is also disabled, the device will ignore faults from other devices and stay enabled.

Bit	Description	Format
31:0		Byte Array

**SNAPSHOT\_CONTROL (0xF3)**

Addressing: Page

Description: Used to erase snapshot data in NVM or copy snapshot data between RAM and NVM. Note: It is advised that these operations be performed while the output voltage is disabled.

Bit	Description	Value	Function	Description
7:0	Used to perform memory operations of snapshot data. Note: It is advised that this operation be performed while the output voltage is disabled.	0x01	Copy NVM to RAM	Causes the current SNAPSHOT values in NVM to be copied to RAM.
		0x02	Store RAM to NVM.	Causes the values to be stored in set location in NVM memory.
		0x03	Erase in NVM	Erase the snapshot data from NVM.

**MFR\_VMON\_OV\_FAULT\_LIMIT (0xF5)**

Description: Sets the VMON overvoltage fault threshold. The VMON input is used to measure the supply voltage of drivers of power switches. The VMON overvoltage warn limit is automatically set to 90% of this fault value.

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Description	Format	Unit
15:0	Sets the VMON overvoltage fault threshold.	Linear	V

#### MFR\_VMON\_UV\_FAULT\_LIMIT (0xF6)

Description: Sets the VMON undervoltage fault threshold. The VMON input is used to measure the supply voltage of drivers of power switches. The VMON undervoltage warn limit is automatically set to 110% of this fault value.

Bit	Description	Format	Unit
15:0	Sets the VMON undervoltage fault threshold.	Linear	V

#### VMON\_OV\_FAULT\_RESPONSE (0xF8)

Description: Sets the VMON overvoltage fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	00	Ignore Fault	Ignore Fault.
			10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
			11	Disable and Resume	Disable the output without delay. Operation resumes and the output is enabled when VMON falls below 95% of the VMON_OV_FAULT_LIMIT setting.
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value + 1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

#### VMON\_UV\_FAULT\_RESPONSE (0xF9)

Description: Sets the VMON undervoltage fault response.

Bit	Function	Description	Value	Function	Description
7:6	Response	Describes the device interruption operation. For all modes set by bits [7:6], the device pulls SALERT low and sets the related fault bit in the status registers.	00	Ignore Fault	Ignore Fault.
			10	Disable and Retry	Disable the output without delay and retry according to the setting in bits [5:3].
			11	Disable and Resume	Disable the output without delay. Operation resumes and the output is enabled when VMON rises above 105% of the VMON_UV_FAULT_LIMIT setting.

**BMR469 series** PoL Regulators  
Input 7.5-14 V, Output up to 80 A / 200 W

1/28701-BMR469 Rev.D November 2022

© Flex

Bit	Function	Description	Value	Function	Description
5:3	Retry Setting	The device attempts to restart the number of times set by these bits.	000	Do Not Retry	A zero value for the Retry Setting means that the unit does not attempt to restart. The output remains disabled until the fault is cleared.
			111	Retry Continuously	The PMBus device attempts to restart continuously, without limitation, until output is DISABLED, bias power is removed, or another fault condition causes the output to shut down.
2:0	Retry Time	Retry delay time = (Value + 1) * 35 ms. Sets the time between retries in 35 ms increments. Range is 35 ms to 280 ms.	000	35 ms	
			001	70 ms	
			010	105 ms	
			011	140 ms	
			100	175 ms	
			101	210 ms	
			110	245 ms	
			111	280 ms	

#### SECURITY\_LEVEL (0xFA)

Description: Returns the current security level. The device provides write protection for individual commands. Each bit in the UNPROTECT parameter controls whether its corresponding command is writable (commands are always readable). If a command is not writable, a password must be entered in order to change its parameter (i.e., to enable writes to that command). There are two types of passwords, public and private. The public password provides a simple lock-and-key protection against accidental changes to the device. It would typically be sent to the device in the application prior to making changes. Private passwords allow commands marked as non-writable in the UNPROTECT parameter to be changed. Private passwords are intended for protecting Default- installed configurations and would not typically be used in the application. Each store (USER and DEFAULT) can have its own UNPROTECT string and private password. If a command is marked as non-writable in the DEFAULT UNPROTECT parameter (its corresponding bit is cleared), the private password in the DEFAULT Store must be sent in order to change that command. If a command is writable according to the Default UNPROTECT parameter, it may still be marked as non-writable in the User Store UNPROTECT parameter. In this case, the User private password can be sent to make the command writable.

Bit	Description	Value	Function	Description
7:0	The device provides write protection for individual commands.	0x03	Level 3	Security Level 3 – Module Vendor.
		0x02	Level 2	Security Level 2 – User.
		0x01	Level 1	Security Level 1 – Public.
		0x00	Level 0	Security Level 0 - Unprotected.

#### PRIVATE\_PASSWORD (0xFB)

Description: Sets the private password string for the USER\_STORE. Password strings have the same format as the MFR\_ID parameters.

Bit	Description	Format
71:0	Sets the private password string for the USER_STORE.	ASCII

#### PUBLIC\_PASSWORD (0xFC)

Description: Sends a password to the device.

Bit	Description	Format
31:0	Sets the public password string.	ASCII

<b>BMR469 series</b> PoL Regulators Input 7.5-14 V, Output up to 80 A / 200 W	1/28701-BMR469 Rev.D	November 2022
	© Flex	

**UNPROTECT (0xFD)**

Description: Sets a 256-bit (32-byte) parameter which identifies which commands are to be protected against write-access at lower security levels. Each bit in this parameter corresponds to a command according to the command's code. The command with a code of 00h (PAGE) is protected by the least-significant bit of the least-significant byte, followed by the command with a code of 01h and so forth. Note that all possible commands have a corresponding bit regardless of whether they are protectable or supported by the device. Clearing a command's UNPROTECT bit indicates that write-access to that command is only allowed if the device's security level has been raised to an appropriate level. The UNPROTECT bits in the DEFAULT store require a security level 3 or greater to be writeable. The UNPROTECT bits in the USER store require a security level of 2 or higher.

Bit	Description	Format
255:0		Byte Array