



## N-Channel FREDFET

Power MOS 8™ is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced  $t_{rr}$ , soft recovery, and high recovery  $dv/dt$  capability. Low gate charge, high gain, and a greatly reduced ratio of  $C_{rSS}/C_{iSS}$  result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control  $di/dt$  during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.


**APT4F120S**


Single die FREDFET

### FEATURES

- Fast switching with low EMI
- Low  $t_{rr}$  for high reliability
- Ultra low  $C_{rSS}$  for improved noise immunity
- Low gate charge
- Avalanche energy rated
- RoHS compliant 

### TYPICAL APPLICATIONS

- ZVS phase shifted and other full bridge
- Half bridge
- PFC and other boost converter
- Buck converter
- Single and two switch forward
- Flyback

### Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
$I_D$	Continuous Drain Current @ $T_C = 25^\circ\text{C}$	4	A
	Continuous Drain Current @ $T_C = 100^\circ\text{C}$	3	
$I_{DM}$	Pulsed Drain Current <sup>①</sup>	15	
$V_{GS}$	Gate - Source Voltage	±30	V
$E_{AS}$	Single Pulse Avalanche Energy <sup>②</sup>	310	mJ
$I_{AR}$	Avalanche Current, Repetitive or Non-Repetitive	2	A

### Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Typ	Max	Max
$P_D$	Total Power Dissipation @ $T_C = 25^\circ\text{C}$	-	-	175	W
$R_{\theta JC}$	Junction to Case Thermal Resistance	-	-	0.7	°C/W
$R_{\theta CS}$	Case to Sink Thermal Resistance, Flat, Greased Surface	-	.11	-	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55	-	-	°C
$W_T$	Package Weight	-	0.14	-	oz
		-	3.95	-	g

**Static Characteristics**

**T<sub>J</sub> = 25°C unless otherwise specified**

**APT4F120S**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>BR(DSS)</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	1200			V
ΔV <sub>BR(DSS)</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I <sub>D</sub> = 250μA		1.41		V/°C
R <sub>DS(on)</sub>	Drain-Source On Resistance ②	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2A		3.42	4.2	Ω
V <sub>GS(th)</sub>	Gate-Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 0.5mA	2.5	4	5	V
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Threshold Voltage Temperature Coefficient			-10		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 1200V V <sub>GS</sub> = 0V	T <sub>J</sub> = 25°C		250	μA
			T <sub>J</sub> = 125°C		1000	
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> = ±30V			±100	nA

**Dynamic Characteristics**

**T<sub>J</sub> = 25°C unless otherwise specified**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> = 50V, I <sub>D</sub> = 2A		4.5		S
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V f = 1MHz		1385		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			17		
C <sub>oss</sub>	Output Capacitance			100		
C <sub>o(cr)</sub> ④	Effective Output Capacitance, Charge Related	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 800V		40		
C <sub>o(er)</sub> ⑤	Effective Output Capacitance, Energy Related			20		
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> = 0 to 10V, I <sub>D</sub> = 2A, V <sub>DS</sub> = 600V		43		nC
Q <sub>gs</sub>	Gate-Source Charge			7		
Q <sub>gd</sub>	Gate-Drain Charge			20		
t <sub>d(on)</sub>	Turn-On Delay Time	<b>Resistive Switching</b> V <sub>DD</sub> = 800V, I <sub>D</sub> = 2A R <sub>G</sub> = 10Ω ⑥, V <sub>GG</sub> = 15V		7.4		ns
t <sub>r</sub>	Current Rise Time			4.4		
t <sub>d(off)</sub>	Turn-Off Delay Time			24		
t <sub>f</sub>	Current Fall Time			6.9		

**Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit	
I <sub>S</sub>	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode (body diode)			4	A	
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①				15		
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 2A, T <sub>J</sub> = 25°C, V <sub>GS</sub> = 0V		0.8	1.2	V	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> = 2A ③, di <sub>SD</sub> /dt = 100A/μs, V <sub>DD</sub> = 100V	T <sub>J</sub> = 25°C		170	195	nS
			T <sub>J</sub> = 125°C		330	400	
Q <sub>rr</sub>	Reverse Recovery Charge		T <sub>J</sub> = 25°C		.510		μC
			T <sub>J</sub> = 125°C		1.0		
I <sub>rrm</sub>	Reverse Recovery Current		T <sub>J</sub> = 25°C		6.0		A
			T <sub>J</sub> = 125°C		8.3		
dv/dt	Peak Recovery dv/dt	I <sub>SD</sub> ≤ 2A, di/dt ≤ 1000A/μs, V <sub>DD</sub> = 800V, T <sub>J</sub> = 125°C			20	V/ns	

① Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

② Starting at T<sub>J</sub> = 25°C, L = 155.0mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 2A.

③ Pulse test: Pulse Width < 380μs, duty cycle < 2%.

④ C<sub>o(cr)</sub> is defined as a fixed capacitance with the same stored charge as C<sub>oss</sub> with V<sub>DS</sub> = 67% of V<sub>BR(DSS)</sub>.

⑤ C<sub>o(er)</sub> is defined as a fixed capacitance with the same stored energy as C<sub>oss</sub> with V<sub>DS</sub> = 67% of V<sub>BR(DSS)</sub>. To calculate C<sub>o(er)</sub> for any value of V<sub>DS</sub> less than V<sub>BR(DSS)</sub>, use this equation: C<sub>o(er)</sub> = -8.32E-8/V<sub>DS</sub><sup>2</sup> + 3.49E-8/V<sub>DS</sub> + 1.30E-10.

⑥ R<sub>G</sub> is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.




Figure 1, Output Characteristics




Figure 2, Output Characteristics




Figure 3,  $R_{DS(ON)}$  vs Junction Temperature




Figure 4, Transfer Characteristics




Figure 5, Gain vs Drain Current




Figure 6, Capacitance vs Drain-to-Source Voltage




Figure 7, Gate Charge vs Gate-to-Source Voltage




Figure 8, Reverse Drain Current vs Source-to-Drain Voltage





FIGURE 9. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs. PULSE DURATION

### D<sup>3</sup>PAK Package Outline

ⓔ3 100% Sn Plated



Dimensions in Millimeters (Inches)