Series PT6320

## **3 AMP ADJUSTABLE LOW VOLTAGE INPUT** INTEGRATED SWITCHING REGULATORS

SLTS065 (Revised 6/4/98)



**Specifications** 

- Low Voltage Input (7V)
- 90% Efficiency
- Adjustable Output Voltage
- Internal Short Circuit Protection
- **Over-Temperature Protection**
- On/Off Control (Ground Off)

The PT6320 series is a low voltage input (typically 7V) version of Power Trends' high-performance 3A, 12 pin SIP Integrated Switching

Regulators (ISRs). These ISRs are designed with premium low threshold FETs for those applications requiring very low input/output voltage differentials such as battery powered equipment. This highperformance ISR family offers a unique combination of features combining 90% typical efficiency with open-collector on/ off control and adjustable output voltage. Ouiescent current in the shutdown mode is less than 100µA.







**Ordering Information** 

PT 6322□ = +5 Volts

Г1234 <mark>X</mark> )
Ν
Α
С

Characteristics			PT6320 SERIES			
$(T_a=25^{\circ}C \text{ unless noted})$	Symbols	Conditions	Min	Тур	Max	Units
Output Current	Io	Over V <sub>in</sub> range	0.1*	-	3.0	А
Short Circuit Current	I <sub>sc</sub>	$V_{in} = V_o + 5V$	_	5.0	_	Apk
Input Voltage Range (Note: inhibit function cannot be used	V <sub>in</sub> above 30V.)	$0.1 \le I_o \le 3.0 \text{ A}$ $V_o = 3.3 \text{V}$ $V_o = 5 \text{V}$	7 7	_	26 30/38**	V V
Output Voltage Tolerance	$\Delta V_{o}$	Over $V_{in}$ Range, $I_o = 3.0$ A $T_a = 0^{\circ}C$ to +60°C	—	±1.0	±2.0	$%V_{o}$
Line Regulation	Reg <sub>line</sub>	Over V <sub>in</sub> range	_	±0.25	±0.5	$%V_{o}$
Load Regulation	Regload	$0.1 \le I_o \le 3.0 \text{ A}$	_	±0.25	±0.5	$%V_{o}$
V <sub>o</sub> Ripple/Noise	Vn	$V_{in} = V_{in} \min, I_o = 3.0A$	_	±2	_	$%V_{o}$
Transient Response with $C_o = 100 \mu F$	$\overset{t_{tr}}{V_{os}}$	50% load change V <sub>o</sub> over/undershoot	_	100 5.0	200	uSec %Vo
Efficiency	η	$V_{in}$ =9V, $I_o$ = 0.5 A, $V_o$ = 3.3V $V_{in}$ =9V, $I_o$ = 0.5 A, $V_o$ = 5V	_	84 89	_	%
Switching Frequency	$f_{o}$	Over Vin and Io ranges	400	500	600	kHz
Shutdown Current	I <sub>sc</sub>	$V_{in} = 15V$	_	100	_	μΑ
Quiescent Current	I <sub>nl</sub>	$I_0 = 0A, V_{in} = 10V$		10	_	mA
Output Voltage Adjustment Range	Vo	Below V <sub>o</sub> Above V <sub>o</sub>	See Application Notes.			
Absolute Maximum Operating Temperature Range	Ta		-40	-	+85	°C
Recommendated Operating Temperature Range	T <sub>a</sub>	Free Air Convection, (40-60LFM) At $V_{in} = 24V$ , $I_0 = 2.5A$	-40	-	+80***	°C
Thermal Resistance	$\theta_{ja}$	Free Air Convection (40-60LFM)		30		°C/W
Storage Temperature	T <sub>s</sub>	-	-40	-	+125	°C
Mechanical Shock		Per Mil-STD-883D, Method 2002.3, 1 msec, Half Sine, mounted to a fixture	_	500	—	G's
Mechanical Vibration		Per Mil-STD-883D, Method 2007.2, 20-2000 Hz,Soldered in a PC board		10	_	G's
Weight	_	_	_	6.5		grams

ISR will operate to no load with reduced specifications.

\*\*\* Input voltage cannot exceed 30V when the inhibit function is used. \*\*\* See Thermal Derating chart.

Note: The PT6320 Series requires a 100µF electrolytic or tantalum output capacitor for proper operation in all applications.

CHARACTERISTIC DATA

PT6322, 5.0 VDC (See Note 1)



0.5 0 9 11 13 15 17 19 21 23 25 27

3.5

2.5

0.5

PD-(Watts)

Vin-(Volts)

Power Dissipation vs Output Current

1.5 2

lout-(Amps)

- 26.0V - 20.0V - 15.0V

2.5

Efficiency vs Output Ourrent

PT6320



**Ripple vs Output Current** 





50°C



Vin-(Volts)





Note 1: All data listed in the above graphs except for derating data bas been developed from actual products tested at 25°C. This data is considered typical data for the ISR Note 2: Thermal derating graphs are developed in free air convection cooling of 40-60 LFM. (See Thermal Application note.)

Application Notes

PT6100/6120/6210/6220/6300/6320 Series

## More Application Notes

# Adjusting the Output Voltage of Power Trends' Wide Input Range Bus ISRs

The output voltage of the Power Trends' Wide Input Range Series ISRs may be adjusted higher or lower than the factory trimmed pre-set voltage with the addition of a single external resistor. Table 1 accordingly gives the allowable adjustment range for each model for either series as V<sub>a</sub> (min) and V<sub>a</sub> (max).

Acjust Up: An increase in the output voltage is obtained by adding a resistor R2, between pin 12 ( $V_0$  adjust) and pins 5-8 (GND).

Refer to Figure 1 and Table 2 for both the placement and value of the required resistor; either (R1) or R2 as appropriate.

#### Notes:

- 1. Use only a single 1% resistor in either the (R1) or R2 location. Place the resistor as close to the ISR as possible.
- 2. Never connect capacitors from  $V_{\rm o}$  adjust to either GND or  $V_{out}.$  Any capacitance added to the  $V_{\rm o}$  adjust pin will affect the stability of the ISR.
- 4. Adjustments to the output voltage may place additional limits on the maximum and minimum input voltage for the part. The revised maximum and minimum input voltage limits must comply with the following requirements. Note that the minimum input voltage limits are also model dependant.

$$V_{in} (max) = (8 x V_a) V \text{ or } *30/38V,$$
  
whichever is less.

\*Limit is 30V when inhibit function is active.

PT6x0x/PT6x1

x series:	
$V_{in}$ (min)	= $(V_a + 4)V$ or 9V, whichever is greater.

PT6x2x serie	es:	
$V_o < 10V;$	$V_{in}$ (min)	$= (V_a + 2.0) V \text{ or } 7.0 V,$
		whichever is greater

 $V_0 \ge 10V;$   $V_{in}(min) = (V_a + 2.5)V$ 



The values of (R1) [adjust down], and R2 [adjust up], can also be calculated using the following formulae.

(R1) = 
$$\frac{R_o(V_a - 1.25)}{V_o - V_a}$$
 k $\Omega$ 

$$R2 = \frac{1.25 R_o}{V_a - V_o} k\Omega$$

Where:  $V_0$  = Original output voltage  $V_a$  = Adjusted output voltage

R<sub>o</sub> = The resistance value from Table 1

Table 1

(

ISR ADJUSTMENT RANGE AND FORMULA PARAMETERS				
1 Adc Rated	PT6102	PT6101		PT6103
	PT6122	PT6121		
2Adc Rated	PT6213		PT6212	PT6214
	PT6223		PT6222	
3Adc Rated	PT6303		PT6302	PT6304
	PT6323		PT6322	
V <sub>O</sub> (nom)	3.3	5.0	5.0	12.0
Va (min)	1.89	1.88	2.18	2.43
Va (max)	6.07	11.25	8.5	22.12
$P_{\!0}\left(k\boldsymbol{\Omega}\right)$	66.5	150.0	90.9	243.0

## PT6100/6120/6210/6220/6300/6320 Series

#### Table 2

ISR ADJUSTMENT RESISTOR VA
----------------------------

ISR ADJUST	MENT RESISTOF	(VALUES	+	
1 Adc Rated	PT6102	PT6101		PT6103
	PT6122	PT6121		
2Adc Rated	PT6213		PT6212	PT6214
	PT6223		PT6222	
3Adc Rated	P16303		P16302	P16304
	P16323		P16322	100
$V_0$ (nom)	3.3	5.0	5.0	12.0
v <sub>a</sub> (req.a)				
1.9	(30.9)kΩ	(31.5)kΩ		
2.0	(38.4)kΩ	(37.5)kΩ		
2.1	(47.1)kΩ	(44.0)kΩ		
2.2	(57.4)kΩ	(50.9)kΩ	(30.8)kΩ	
2.3	(69.8)kΩ	(58.3)kΩ	(35.4)kΩ	
2.4	(85.0)kΩ	(66.3)kΩ	(40.2)kΩ	
2.5	(104.0)kΩ	(75.0)kΩ	(45.5)kΩ	(32.0)kΩ
2.6	(128.0)kΩ	(84.4)kΩ	(51.1)kΩ	(34.9)kΩ
2.7	(161.0)kΩ	(94.6)kΩ	(57.3)kΩ	(37.9)kΩ
2.8	(206.0)kΩ	(106.0)kΩ	(64.0)kΩ	(40.9)kΩ
2.9	(274.0kΩ	(118.0)kΩ	(71.4)kΩ	(44.1)kΩ
3.0	(388.0)kΩ	(131.0)kΩ	(79.5)kΩ	(47.3)kΩ
3.1	(615.0)kΩ	(146.0)kΩ	(88.5)kΩ	(50.5)kΩ
3.2	(1300.0)kΩ	(163.0)kΩ	(98.5)kΩ	(53.8)kΩ
3.3		(181.0)kΩ	(110.0)kΩ	(57.3)kΩ
3.4	831.0kΩ	(202.0)kΩ	(122.0)kΩ	(60.8)kΩ
3.5	416.0kΩ	(225.0)kΩ	(136.0)kΩ	(64.3)kΩ
3.6	227.0kΩ	(252.0)kΩ	(153.0)kΩ	(68.0)kΩ
3.7	208.0kΩ	(283.0)kΩ	(171.0)kΩ	(71.7)kΩ
3.8	166.0kΩ	(319.0)kΩ	(193.0)kΩ	(75.6)kΩ
3.9	139.0kO	(361.0)kQ	(219.0)kO	(79.5)kO
40	119.0kO	(413.0)kQ	(250 0)kQ	(83.5)kO
4.1	104.01-0	(475 0)kO	(288.0)k0	(87.7)km
42	92.41-0	(533.0)kQ	(335.0)kg2	(01.0)k32
4.3	83.11-0	(654 0)kQ	(396.0)kD	(963)kO
4.4	75.61-0	(788.0)kO	(477.0)k22	(101.0)k32
4.5	60.31-0	(975.0)kQ	(501.0)k22	(105.0)k32
4.6	63.01-0	(1260.0)-0	(761.0)ks2	(110.0)1-0
4.7	50.41-0	(1200.0)ks2	(1050.0)-0	(115.0)1-0
4.9	55.41-0	(1750.0)852	(1610.0)ks2	(110.0)ks2
4.0	53.010		(1010.0)KS2	(120.0)KS2
<u>4.9</u>	52.0KS2			(125.0)KS2
5.0	48.9852	1000 01 0	1140.01.0	(130.0)K12
5.1	46.2kΩ	1880.0k <u>0</u>	1140.0kΩ	(136.0)kΩ
5.2	43.8kΩ	937.0k0	568.0kΩ	(141.0)kΩ
5.3	41.6kΩ	625.0kΩ	3/9.0kΩ	(147.0)kΩ
5.4	39.6kΩ	469.0kΩ	284.0kΩ	(153.0)kΩ
5.5	37.8kΩ	375.0kΩ	227.0kΩ	(159.0)kΩ
5.6	36.1kΩ	313.0kΩ	189.0kΩ	(165.0)kΩ
5.7	34.6kΩ	268.0kΩ	162.0kΩ	(172.0)kΩ
5.8	33.3kΩ	234.0kΩ	142.0kΩ	(178.0)kΩ
5.9	32.0kΩ	208.0kΩ	126.0kΩ	(185.0)kΩ
6.0	30.8kΩ	188.0kΩ	114.0kΩ	(192.0)kΩ
Mar. 1	DA DI I			

ISR ADJUSTIV	IENT RESISTOR	VALUES (Cont)	
	PT6101		PT6103
1 Adc Hated	PT6121		
2 Ade Bated		PT6212	PT6214
2 AUC HAIEU		PT6222	
3Adc Bated		PT6302	PT6304
0/ 00 / 000		PT6322	
V <sub>o</sub> (nom)	5.0	5.0	12.0
V <sub>a</sub> (req.d)			
6.2	156.0kΩ	94.7kΩ	(207.0)kΩ
6.4	134.0kΩ	81.2kΩ	(223.0)kΩ
6.6	117.0kΩ	71.0kΩ	(241.0)kΩ
6.8	104.0kΩ	63.1kΩ	(259.0)kΩ
7.0	93.8kΩ	56.8kΩ	(279.0)kΩ
7.2	85.2kΩ	51.6kΩ	(301.0)kΩ
7.4	78.1kΩ	47.3kΩ	(325.0)kΩ
7.6	72.1kQ	43.7kQ	(351 0)kQ
7.8	67.0kO	40.61-0	(379.0)1-0
80	62.51-0	37.91-0	(410.0)km
82	58.61-0	35.51-0	(444.0)1-0
0.2	55 11-0	22.41-0	(482.0)1-0
0.4	53.1k22	55. <del>4</del> K22	(+05.0)KS2
8.0	52.1k <u>0</u>		(525.0)kΩ
8.8	49.3kΩ		(5/3.0)kΩ
9.0	46.9kΩ		(628.0)kΩ
9.5	41.7kΩ		(802.0)kΩ
10.0	37.5kΩ		(1060.0)kΩ
10.5	34.1kΩ		(1500.0)kΩ
11.0	31.3kΩ		
11.5			
12.0			
12.5			608.0kΩ
13.0			304.0kΩ
13.5			203.0kΩ
14.0			152.0kΩ
14.5			122.0kΩ
15.0			101.0kΩ
15.5			86.8kΩ
16.0			75.9kΩ
16.5			67.5kΩ
17.0			60.8kΩ
17.5			55.2kΩ
18.0			50.61-0
18.5			46.71-0
19.0			43.41-0
10.5			40.51-0
20.0			20.01.0
20.0			25.7LC
20.5			55./kΩ
21.5			33.8kΩ
21.5			32.0kΩ
22.0			30.4kΩ

R1 = (Red)R2 = Black Application Notes

PT6100/6120/6210/6220/6300/6320 Series

### More Application Notes

# Using the Inhibit Function on Power Trends' Wide Input Range Bus ISRs

For applications requiring output voltage On/Off control, the 12pin ISR products incorporate an inhibit function. The function has uses in areas such as battery conservation, power-up sequencing, or any other application where the regulated output from the module is required to be switched off. The On/Off function is provided by the *Inhibit* control, pin 1.

The ISR functions normally with pin 1 open-circuit, providing a regulated output whenever a valid source voltage is applied to  $V_{in}$ , (pins 2, 3, & 4). When a low-level<sup>2</sup> ground signal is applied to pin 1 the regulator output is disabled, and the input current to the ISR is reduced to about 100 $\mu$ A <sup>3/</sup>.

Figure 1 shows an application schematic, which details the typical use of the inhibit function. Note the discrete transistor, Q1. The inhibit control has its own internal pull-up with a maximum open-circuit voltage of 8.3VDC. Only devices with a true opencollector or open-drain output can be used to control this pin. A discrete bipolar transistor or MOSFET is recommended.

#### Notes:

- The inhibit control logic is similar for all Power Trends' modules, but the flexibility and threshold tolerances will be different. For specific information on the inhibit function of other ISR models, consult the applicable application note.
- 2. Use only a true open-collector device (preferably a discrete transistor) for the inhibit input. <u>Do Not</u> use a pull-up resistor, or drive the input directly from the output of a TTL or other logic gate. To disable the output voltage, the control pin should be pulled low to less than +1.5VDC.
- 3. The following equation may be used to determine the approximate current drawn from the input supply at  $V_{in}$ , and through Q1 when the inhibit is active.

 $I_{stby} = V_{in} \div 155 k\Omega \pm 20\%$ 

- 4. When the inhibit control pin is active, i.e. pulled low, the maximum input voltage is limited to +30Vdc.
- Do not control the inhibit input with an external DC voltage. This will lead to erratic operation of the ISR and may over-stress the regulator.
- Avoid capacitance greater than 500pF at the Inhibit control pin. Excessive capacitance at this pin will cause the ISR to produce a pulse on the output voltage bus at turn-on.
- Keep the On/Off transition to less than 10µs. This prevents erratic operation of the ISR, which can cause a momentary high output voltage.



Figure 1

Turn-On Time: The output of the ISR is enabled automatically when external power is applied to the input. The *Inhibit* control pin is pulled high by its internal pull-up resistor. The ISR produces a fully regulated output voltage within 1-msec of either the release of the Inhibit control pin, or the application of power. The actual turn-on time will vary with the input voltage, output load, and the total amount of capacitance connected to the output Using the circuit of Figure 1, Figure 2 shows the typical rise in output voltage for the PT6101 following the turn-off of Q1 at time t =0. The waveform was measured with a 9Vdc input voltage, and 5-Ohm resistive load.



## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated