

Technical Data


# **H-Bridge Driver**

The 33186 is a monolithic H-Bridge ideal for fractional horsepower DC-motor and bi-directional thrust solenoid control. The IC incorporates internal control logic, charge pump, gate drive, and low  $R_{DS(ON)}$  MOSFET output circuitry. The 33186 is able to control continuous inductive DC load currents up to 5.0 A. Output loads can be pulse width modulated (PWMed) at frequencies up to 10 kHz. This device is powered by SMARTMOS technology.

The 33186 is parametrically specified over a temperature range of -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, 5.0 V  $\leq$  V+  $\leq$  28 V. The IC can also be operated up to 40 V with de-rating of the specifications. The IC is available in a surface mount power package with exposed pad for heat sinking.

#### Features

- Overtemperature, short-circuit protection, and overvoltage protection against transients up to 40 V at VBAT, typical
- R<sub>DSON</sub> = 150 mΩ for each output transistor at 25 °C
- Continuous DC load current 5.0 A (TC < 100 °C)
- Output current limitation at typ 6.5 A +/- 20%
- · Short-circuit shutdown for output currents over 8.0 A
- Logic Inputs TTL/CMOS compatible
- · Operating frequency up to 20 kHz
- Undervoltage disable function
- Diagnostic output, 2 disable input
- · Coding input for alternative functions
- Stable operation with an external capacitance of 47  $\mu\text{F}$  minimum at VBAT



## 33186

### H-BRIDGE MOTOR DRIVER



### ORDERING INFORMATION

Device (For Tape and Reel, add an R2 suffix)	Temperature Range (T <sub>A</sub> )	Package
MC33186HVW1	-40 to 125 °C	20 HSOP
MC33186HVW2	-40 (0 125 °C	20 H30F





Figure 1. 33186 Simplified Block Diagram

\*This document contains certain information on a product under development. Freescale reserves the right to change or discontinue this product without notice



© Freescale Semiconductor, Inc., 2007 - 2013. All rights reserved.





### **INTERNAL BLOCK DIAGRAM**


Figure 2. 33186 Simplified Internal Block Diagram



### **PIN CONNECTIONS**

Transparent Top View

Metal slug is connected to power ground





### Table 1. 33186 Pin Description

Pin	Name	Description
9, 10, 11, 12 Metal slug	PGND	Power Ground. All the ground are connected together, they should be connected as short as possible on the PCB.
1	AGND	Analog ground. All the ground are connected together, they should be connected as short as possible on the PCB.
2	Output Status flag (SF)	Open drain output, active low. Is set according to the truth table. When a fault appears, SF changes typically in less than 100 ms.
3,13 18, 19	Inputs IN1, IN2, DI1, DI2, COD	Voltage controlled inputs with hysteresis
8	COD	When not connected or connected to GND, a stored failure will be reset by change of the voltage- level on DI1 or DI2. When connected to VCC, the disable Pin DI1 and DI2 are inactive. A stored failure will be reset by
6, 7, 14, 15	OUT1, OUT2	change of the voltage level on IN1 or IN2. H-Bridge outputs with integrated freewheeling diodes.



### Table 1. 33186 Pin Description(continued)

Pin	Name	Description
4, 5, 16	VBAT	The Pins 4 and 5 are internally connected. These Pins supply the left high side and the analog/logic part of the device.
		The Pin 16 supplies the right high side and the charge pump.
		The Pins 4, 5 and 16 should be connected together on the printed circuit board with connections as short as possible.
		A $V_{BAT}$ filter capacitor, minimum value 47 $\mu F,$ should always be employed to prevent IC damage from switching transients.
		Supervision and protection functions
		a) Supply voltage supervision
		The supply voltage is supervised. If it is below its specific threshold, the power stages are switched in tristate and the status flag is switched low.
		If the supply voltage is over the specific threshold again, the power stage switches independently into normal operation, according to the input Pins and the status flag is reset.
		b) Thermal supervision
		In case of overtemperature, the power stages are switched in tristate independent of the inputs signals and the status flag is switched low.
		If the level changes from high to low on DI1 (IN1) or low to high on DI2 (IN2), the output stage switches on again if the temperature is below the specified limit. The status-flag is reset to high level (Pin names in brackets refer to coding Pin = VCC).
		c) Supervision of overcurrent on high sides and low sides
		In case of overcurrent detection, the power stages are switched in tristate independent of the inputs signals and the status flag is set.
		If the level changes from high to low on DI1 (IN1) or low to high on DI2 (IN2) the output stage switches on again and the status flag is reset to high level (Pin names in brackets refer to coding Pin = VCC).
		The output stage switches into the mode defined by the inputs Pins provided, and/if the temperature is below the specified limits.
		d) Current limiting on low sides
		The maximum current which can flow under normal operating conditions is limited to Imax = $6.5 \text{ A} \pm 20\%$ . When the maximum current value is reached, the output stages are switched tristate for a fixed time. According to the time constant the current decreases until the next switch on occurs. See page $\underline{9}$ for schematics.
17	CP	Charge Pump output Pin
	5.	A filtering capacitor (up to 33 nF) can be connected between Pin 17 and GND. Device can operate without external capacitor, although Pin 17 decoupling capacitor help in noise reduction and allows the device to perform a maximum speed, timing and PWM frequency.



### **ELECTRICAL CHARACTERISTICS**

### **MAXIMUM RATINGS**

### Table 2. MAXIMUM RATINGS

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Min	Тур	Мах	Unit
ELECTRICAL RATINGS					
Supply Voltage					V
Static Destruction Proof	V <sub>BAT</sub>	- 1.0	_	28	
Dynamic Destruction Proof t < 0,5 s	V <sub>Bat</sub>	- 2.0	-	40	
Logic Inputs (IN1, IN2, DI1, DI2, CODE)	U	- 0.5	-	7.0	V
Output Status - Flag SF	U <sub>SF</sub>	- 0.5	-	7.0	V
THERMAL RATINGS		-	•		
Junction Temperature	Τ <sub>J</sub>	- 40	-	+150	°C
Storage Temperature	Τ <sub>S</sub>	- 55	-	+125	°C
Ambient Temperature	T <sub>A</sub>	- 40	-	+125	°C
Thermal Resistance (with power applied on 2	Rth <sub>JC</sub>				K/W
power MOS)		-	-	+1.5	
Thermal Resistance (with power applied on 2	Rth <sub>JC</sub>				K/W
power MOS)		-	-	+1.5	
Peak Package Reflow Temperature During Reflow <sup>(1), (2)</sup>	T <sub>PPRT</sub>		Note 2.		°C

Notes

1. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

2. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),

Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.



### STATIC ELECTRICAL CHARACTERISTICS

#### Table 3. STATIC ELECTRICAL CHARACTERISTICS

Characteristic noted under conditions -40 °C to +125 °C, VBAT from 5.0 V to 28 V, unless otherwise note. Typical values reflect approximate mean at 25 °C, nominal  $V_{CC}$ , at time of device characterization.

Characteristics	Symbol	Min	Тур	Max	Unit
POWER SUPPLY		1		11	
Operating Range:					V
Static	V <sub>BAT</sub>	5.0	-	28	
Dynamic (t < 500 ms)	V <sub>BAT</sub>	-	-	40	
Stand-by current					mA
f = 0 to 10 kHz; IOUT = 0.0 A	I V <sub>BAT</sub>	-	-	35	
VBAT-undervoltage switch-off (without load)					
Switch-off Voltage		4.15	4.4	4.65	V
Switch-on Voltage		4.5	4.75	5.0	V
Hysteresis		150	-	-	mV
CHARGE-PUMP SUPPLY					
VBAT = 4.15 V	V <sub>CP</sub> - V <sub>BAT</sub>	3.35	-	_	V
VBAT < 40 V	V <sub>CP</sub> - V <sub>BAT</sub>	-	-	20	
Input High	VINH	3.4	-	-	V
Input Low	VINL	-	-	1.4	V
Input Hysteresis	U	0.7	1.0	-	V
Input Pull-up Current (IN1, IN2, DI1)	I	- 200	- 80	-	μA
UIN = 0.0 V					
Input Pull-down Current (DI2,COD) <sup>(3)</sup>	I <sub>DI2</sub>	_	25	100	μA
UDI2 = 5.0 V					
POWER OUTPUTS: OUT1, OUT2		1		1	
Switch on resistance:					mΩ
R <sub>OUT - VBAT</sub> ; R <sub>OUT - GND</sub>					
VBAT = 5.0 to 28 V; CCP = 0 to 33 nF		-	-	300	
Switch-off Current during Current Limitation on Low Sides	(I <sub>OUT</sub> ) MAX	5.2	6.5	7.8	А
Switch-off Time during Current Limitation on Low Sides	t <sub>A</sub>	15	20.5	26	μs
Blanking Time during Current Limitation on Low Sides	t <sub>B</sub>	12	16.5	21	μS

Notes

3. In case of negative voltage at OUT2 (respectively OUT1) this maximum pull down current at DI2 (respectively COD) Pin can be exceeded. This happens during recirculation when the current is flowing in the low side. See Figure 22.



### Table 3. STATIC ELECTRICAL CHARACTERISTICS(continued)

Characteristic noted under conditions -40 °C to +125 °C, VBAT from 5.0 V to 28 V, unless otherwise note. Typical values reflect approximate mean at 25 °C, nominal  $V_{CC}$ , at time of device characterization.

Characteristics	Symbol	Min	Тур	Max	Unit
High Side Overcurrent Detection <sup>(4)</sup>	I <sub>OCHS</sub>	11	-	-	А
Low Side Overcurrent Detection	I <sub>OCLS</sub>	8.0	-	-	
Leakage Current					μA
Output Stage Switched off		-	-	100	
Freewheeling Diode Forward Voltage					V
IOU = 3.0 A	U <sub>D</sub>	-	-	2.0	
Freewheeling Diode Reverse					μs
Recovery Time	t <sub>RR</sub>	-	2.0	5.0	
IFM = 1.0 A, di/dt = 4.0 A/µs					
Switch-off Temperature		160	_	190	°C
Hysteresis		20	-	30	
OUTPUT STATUS FLAG (OPEN DRAIN OUT	PUT)		. <u> </u>	. <u>.</u>	<u>I</u>
Output High (SF not set)					μA
USF = 5.0 V	I <sub>SF</sub>	-	-	10	r.
Output Low (SF set)	0.				V
ISF = 300 µA	VSF	_	-	1.0	
TIMING					
PWM frequency					kHz
CCP = 33 nF	f	_	-	10	
Maximum Switching Frequency During					kHz
Current Limitation					
VBAT = 628 VC <sub>CP</sub> = 33 nF	f	-	-	20	
Output ON Delay					μS
IN1,OUT1 or IN2,OUT2	t <sub>DON</sub>	_	_	15	
Output OFF Delay					μS
IN1>OUT1 or IN2>OUT2	t <sub>DOFF</sub>	_	_	15	μο
Output Switching Time	DOIT				
CCP = 0  to  33  nF					μS
OUTiHOUTiL, OUTiLOUTiH,	t <sub>r</sub> , t <sub>f</sub>	2.0	_	5.0	
IOUT = 3.0 A	- <b>1</b> , - <b>1</b>				
Disable Delay Time					μS
DliOUTi	t <sub>DDIS</sub>	_	-	8.0	
Turn off in Case of Overcurrent or		_	4.0	8.0	μS
Overtemperature			-		F
Power On Delay Time (CCP = 33 nF) <sup>(5)</sup>		_	1.0	5.0	ms

Notes

4. In case of overcurrent, the time when the current is greater than 7.8 A is lower than 30 μs, with a maximum frequency of 1.0 kHz.

5. This parameter corresponds to the time for CCP to reach its nominal value when VBAT is applied.



### TRUTH TABLE

#### Table 4. Truth Table

Device State		Input Conditions			Sta	itus	Out	puts
	DI1 <sup>(8)</sup>	DI2 <sup>(8)</sup>	IN1	IN2	SF <sup>(9)</sup>	SF <sup>(10)</sup>	OU1	OU2
1-Forward	L	Н	Н	L	н	Н	Н	L
2-Reverse	L	Н	L	н	н	Н	L	н
3-Free Wheeling Low	L	Н	L	L	н	Н	L	L
4-Free Wheeling High	L	Н	Н	н	н	Н	Н	н
5-Disable 1	Н	Х	Х	Х	L	Н	Z	Z
6-Disable 2	х	L	Х	Х	L	Н	Z	Z
7-IN1 Disconnected	L	н	Z	х	н	н	Н	х
8-IN2 Disconnected	L	н	Х	Z	н	н	х	н
9-DI1 Disconnected	Z	Х	Х	х	L	н	Z	Z
10-DI2 Disconnected	х	Z	Х	х	L	н	Z	Z
11-Current Limit.active	L	Н	Х	Х	н	Н	Z	Z
12-Undervoltage <sup>(6)</sup>	х	Х	Х	х	L	L	Z	Z
13-Overtemperature <sup>(7)</sup>	х	Х	Х	х	L	L	Z	Z
14-Overcurrent <sup>(7)</sup>	Х	х	Х	х	L	L	Z	Z

Notes

6. In case of undervoltage, tristate and status-flag are reset automatically.

7. Whenever overcurrent or overtemperature is detected, the fault is stored (i.e.status-flag remains low). The tristate conditions and the status-flag are reset via DI1 (IN1) or DI2 (IN2). Pin names in brackets refer to coding Pin (COD = VCC).

8. If COD = VCC then DI1 and DI2 are not active.

9. COD = nc or GND

10. COD = VCC

L = Low

H = High

X = High or Low

Z = High impedance (all output stage transistors are switched off).








Figure 6. Disable Delay Time












Figure 8. Current Limitation on Low Side






Figure 9. Stand-by Current vs. Temperature




Figure 10. VBAT Undervoltage vs. Temperature




Figure 11. Low Threshold Input Voltage vs. Temperature




Figure 12. High Threshold Input Voltage vs. Temperature





Figure 14. R<sub>DSON</sub> vs. Temperature






Figure 15. Switch off Current vs. Temperature




Figure 16. Overcurrent Detection vs. Temperature




Figure 17. Current Limitation




Figure 18. Switch off Time




Figure 19. Output Switching Time: T<sub>R</sub>




Figure 20. Output Switching Time: T<sub>F</sub>






Figure 21. Output OFF Delay






Figure 22. Output ON Delay



du 10 µs 10.0mV l(5A/div) lochs= 16A

Figure 24. High Side Overcurrent High Side Detection



Note: Current through internal recirculation diode, @125°C in case of negative voltage at OUT2



33186




### PACKAGING


### SOLDERING

The 20 HSOP package is designed for enhanced thermal performance. The particularity of this package is its copper base plate on which the power die is soldered. The base plate is soldered on a PCB to provide heat flow to the ambient and also to provide a large thermal capacitance.

Of course, the more copper area on the PCB, the better the power dissipation and transient behavior.

We characterized the 20 HSOP on a double side PCB. The bottom side area of the copper is 7.8 cm<sup>2</sup>. The top surface is 2.7 cm<sup>2</sup>, see Figure 26.





Top Side Bottom Side Figure 26. PCB Test Layout




Figure 27. PHSOP20 Thermal Response

Figure 27 shows the thermal response with the device soldered on to the test PCB described on Figure 26.



### **PACKAGE DIMENSIONS**

**Important:** Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.freescale.com and perform a keyword search for the drawing's document number.


#### Table 5. Package Drawing Information

Package	Suffix	Package Outline Drawing Number
20-PIN HSOP	HVW	98ASH70702A

Dimensions shown are provided for reference ONLY (For Layout and Design, refer to the Package Outline Drawing listed in the following figures).








© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		TLINE	PRINT VERSION NO	T TO SCALE
TITLE:			NT NO: 98ASH70702A	REV: C
W/PROTRUDING HEATSINK		CASE NU	JMBER: 979	11 OCT 2011
		STANDAF	RD: NON-JEDEC	

VW (Pb-FREE) SUFFIX 20-PIN HSOP 98ASH70702A ISSUE C





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		TLINE	PRINT VERSION NO	T TO SCALE
TITLE: 20 I FAD HSC	D	DOCUME	NT NO: 98ASH70702A	REV: C
W/PROTRUDING HEATSINK		CASE NU	IMBER: 979	11 OCT 2011
		STANDAF	RD: NON-JEDEC	

VW (Pb-FREE) SUFFIX 20-PIN HSOP 98ASH70702A ISSUE C



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE H IS LOCATED AT BOTTOM OF THE LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.

4. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.150 PER SIDE. THIS DIMENSION DOES INCLUDE MOLD MISMATCH AND IS DETERMINED AT DATUM H.

 $\frac{5}{5}$  dimension does not include dambar protrusion. Allowable dambar protrusion is 0.127 total in excess of the dimension at maximum material condition.

6. DATUM A AND B TO BE DETERMINED AT DATUM PLANE H.


7. dimension does not include tiebar protrusions. Allowable tiebar protrusions are 0.150 per side.

8. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.250 PER SIDE. THIS DIMENSION DOES INCLUDE MOLD MISMATCH AND IS DETERMINED AT DATUM H.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OU	TLINE	PRINT VERSION NO	T TO SCALE
TITLE: 20 LEAD HSO	D	DOCUMEN	NT NO: 98ASH70702A	REV: C
W/PROTRUDING HEATSINK		CASE NU	JMBER: 979	11 OCT 2011
		STANDAF	RD: NON JEDEC	

VW (Pb-FREE) SUFFIX 20-PIN HSOP 98ASH70702A ISSUE C






#### Standards

#### Table 6. Thermal Performance Comparison

Thermal Resistance	[°C/W]
R <sub>0JA</sub> <sup>(1), (2)</sup>	29
$R_{ ext{ heta}JB}^{(2),\ (3)}$	9.0
$R_{ ext{ heta}JA}^{(1),\ (4)}$	69
R <sub>θJC</sub> <sup>(5)</sup>	2.0


#### Notes:

- 1. Per JEDEC JESD51-2 at natural convection, still air condition.
- 2. 2s2p thermal test board per JEDEC JESD51-5 and JESD51-7.
- 3. Per JEDEC JESD51-8, with the board temperature on the center trace near the center lead.
- 4. Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
- 5. Thermal resistance between the die junction and the exposed pad surface; cold plate attached to the package bottom side, remaining surfaces insulated.



#### Figure 28. Thermal Land Pattern for Direct Thermal Attachment According to JESD51-5







### **Device on Thermal Test Board**

Material:	Single layer printed circuit board FR4, 1.6 mm thickness Cu traces, 0.07 mm thickness
Outline:	80 mm x 100 mm board area, including edge connector for thermal testing
Area A:	Cu heat-spreading areas on board surface
Ambient Conditions:	Natural convection, still air

### Table 7. Thermal Resistance Performance

A [mm <sup>2</sup> ]	R <sub>θJA</sub> [°C/W]
0	70
300	49
600	47

 $R_{\theta JA}$  is the thermal resistance between die junction and ambient air.






Figure 30. Device on Thermal Test Board  $\textbf{R}_{\theta \textbf{J}\textbf{A}}$ 




Figure 31. Transient Thermal Resistance  $R_{\theta JA}$  1 W Step Response, Device on Thermal Test Board Area A = 600 (mm<sup>2</sup>)



### **REVISION HISTORY**

REVISION	DATE	DESCRIPTION OF CHANGES
5.0	5/2006	Implemented Revision History page     Added Lead Free (Pb-Free) Part Number MC33186VW1
6.0	10/2006	<ul> <li>Updated data sheet formal</li> <li>Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from MAXIMUM RATINGS on page 5. Added note with instructions to obtain this information from www.freescale.com.</li> </ul>
7.0	10/2011	<ul> <li>Updated Package Dimensions according to the latest Freescale package specification 98ASH70702A_C</li> <li>Updated to the current Freescale form and style.</li> </ul>
8.0	4/2013	<ul> <li>Removed MC33186DH1 and MC33186VW1 from the ordering information and added MC33186HVW1 and MC33186HVW2 to the ordering information</li> <li>Added the sentence "A V<sub>BAT</sub> filter capacitor, minimum value 47 μF, should always be employed to prevent IC damage from switching transients." for pins 4,5, and 16 in <u>Table 1</u></li> <li>Revised back page. Updated document properties. Added SMARTMOS sentence to first paragraph. Updated form and style.</li> </ul>



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale and the Freescale logo, are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MC33186 Rev. 8.0 4/2013

