

FDD8876 / FDU8876 N-Channel PowerTrench[®] MOSFET 30V, 73A, 8.2m Ω

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{\text{DS}(\text{ON})}$ and fast switching speed.

Applications

DC/DC converters




March 2015

FDD8876 / FDU8876

Features

- $r_{DS(ON)} = 8.2m\Omega$, $V_{GS} = 10V$, $I_D = 35A$
- $r_{DS(ON)} = 10m\Omega$, $V_{GS} = 4.5V$, $I_D = 35A$
- High performance trench technology for extremely low ${\rm r}_{\rm DS(ON)}$
- Low gate charge
- High power and current handling capability
- RoHS Compliant



MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units V	
V _{DSS}	Drain to Source Voltage	30		
V _{GS}	Gate to Source Voltage	±20	V	
I _D	Drain Current			
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$) (Note 1)	73	А	
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 4.5V$) (Note 1)	66	А	
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, with $R_{\theta JA} = 52^{\circ}C/W$)	15	Α	
	Pulsed	Figure 4	Α	
E _{AS}	Single Pulse Avalanche Energy (Note 2)	95	mJ	
P _D	Power dissipation	70	W	
	Derate above 25°C	0.47	W/ºC	
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C	


Thermal Characteristics

$R_{ extsf{ heta}JC}$	Thermal Resistance Junction to Case TO-252, TO-251	2.14	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance Junction to Ambient TO-252, TO-251	100	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W

Device M	<i>l</i> larking	ng Device Package		Reel Size	Tape \	Nidth	Quar	ntity
FDD8876 FDD8876 FDU8876 FDU8876		FDD8876	TO-252AA	13"	16mm		2500 units	
		TO-251AA	TO-251AA Tube		Ά	75 units		
Electric:	al Chara	Cteristics $T_{C} = 25^{\circ}$ Parameter		e noted Conditions	Min	Тур	Max	Units
	cteristics			<i>remainene</i>		1.76	mux	0
B _{VDSS}		urce Breakdown Voltage	e I _D = 250μA, V	$\sqrt{2} = 0$	30	_	_	V
PVDSS	Brain to Co.	and Breakdown Vollage	$V_{DS} = 24V$	<u>GS - 0 v</u>	-	-	1	
I _{DSS}	Zero Gate \	Voltage Drain Current	$V_{GS} = 0V$	T _C = 150°C	-	-	250	μA
I _{GSS}	Gate to Source Leakage Current		$V_{GS} = \pm 20V$		-	-	±100	nA
	cteristics					4		
V _{GS(TH)}	-	urce Threshold Voltage	$V_{GS} = V_{DS}, I_{E}$	$ = 250 \mu A $	1.2	-	2.5	V
· GS(TH)			$I_D = 35A, V_{GS}$		-	0.0066	0.0082	
			$I_{\rm D} = 35$ A, $V_{\rm GS}$		-	0.008	0.010	
r _{DS(ON)}	Drain to So	urce On Resistance	$I_D = 35A, V_{GS}$ $T_J = 175^{\circ}C$		-	0.011	0.013	Ω
						1700	-	
C _{ISS}	Input Capac		V _{DS} = 15V, V	_{GS} = 0V,	-	1700	-	pF
C _{OSS}	· · ·	Output Capacitance			-	330	-	pF
C _{RSS}	Reverse Transfer Capacitance				-	200	-	pF
R _G	Gate Resist		$V_{GS} = 0.5V, f$ $V_{GS} = 0V to 1$		-	2.2 34	- 47	Ω nC
Q _{g(TOT)}		Charge at 10V Charge at 5V	$V_{GS} = 0V$ to 5		-	18	26	nC
Q _{g(5)}		Gate Charge	$V_{GS} = 0V$ to 1	$V_{DD} = 15V$	-	1.4	1.9	nC
Q _{g(TH)}		urce Gate Charge	V _{GS} = 0 V 10	$1_{D} = 35A$	-	4.2	1.9	nC
Q _{gs}		je Threshold to Plateau		$I_g = 1.0 \text{mA}$	_	2.8	_	nC
Q _{gs2} Q _{gd}	-	in "Miller" Charge			_	8.0	_	nC
		0				0.0		110
	Turn-On Tin	eristics (V _{GS} = 10V)				_	149	ns
	Turn-On De				-	8	-	ns
t _{d(ON)}	Rise Time			$V_{DD} = 15V, I_D = 35A$ $V_{GS} = 10V, R_{GS} = 10\Omega$		91	_	ns
	Turn-Off De	lav Time				44	_	ns
t _{d(OFF)}	Fall Time					37	_	ns
t _f t _{OFF}	Turn-Off Tin	ne				-	122	ns
						<u> </u>	122	
Drain-Sol		e Characteristics			1		4.05	
V _{SD}	Source to Drain Diode Voltage		$I_{SD} = 35A$		-	-	1.25	V
			I _{SD} = 15A		-	-	1.0	V
t _{rr}		ecovery Time	-	$SD/dt = 100A/\mu s$	-	-	26	ns
Q _{RR}	Reverse Re	ecovered Charge	I _{SD} = 35A, dl	_{SD} /dt = 100A/µs	-	-	12	nC


2: Starting $T_J = 25^{\circ}$ C, L = 0.24mH, $I_{AS} = 28A$, $V_{DD} = 27V$, $V_{GS} = 10V$.

FDD8876 / FDU8876




©2008 Fairchild Semiconductor Corporation

FDD8876 / FDU8876 Rev. 1.2




©2008 Fairchild Semiconductor Corporation

FDD8876 / FDU8876 Rev. 1.2



©2008 Fairchild Semiconductor Corporation



FDD8876 / FDU8876

 V_{DD}

Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 19. Switching Time Test Circuit





Figure 18. Gate Charge Waveforms



©2008 Fairchild Semiconductor Corporation

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta,JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
(EQ. 2)

Area in Inches Squared


$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
(EQ. 3)

Area in Centimeters Squared




FDD8876 / FDU8876


©2008 Fairchild Semiconductor Corporation



SABER Electrical Model





DD8876 / FDU8876



FDD8876 / FDU8876

FDD8876 / FDU8876 Rev. 1.2





* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is automative of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms				
Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 175