



NDH8321C Dual N & P-Channel Enhancement Mode Field Effect Transistor

General Description

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- N-Ch 3.8 A, 20 V, $R_{DS(ON)}=0.035 \Omega$ @ $V_{GS}= 4.5 \text{ V}$
 $R_{DS(ON)}=0.045 \Omega$ @ $V_{GS}= 2.7 \text{ V}$
- P-Ch -2.7 A, -20V, $R_{DS(ON)}=0.07\Omega$ @ $V_{GS}= -4.5 \text{ V}$
 $R_{DS(ON)}=0.095 \Omega$ @ $V_{GS}= -2.7 \text{ V}$.
- Proprietary SuperSOT™-8 package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low $R_{DS(ON)}$.
- Exceptional on-resistance and maximum DC current capability.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V_{DSS}	Drain-Source Voltage	20	-20	V
V_{GSS}	Gate-Source Voltage	± 8	± 8	V
I_D	Drain Current - Continuous - Pulsed	3.8	-2.7	A
	(Note 1)	15	-10	
P_D	Power Dissipation for Single Operation (Note 1)	0.8		W
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	156	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units	
OFF CHARACTERISTICS								
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	20			V	
		$V_{\text{GS}} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	-20			V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16 \text{ V}, V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$	N-Ch			1	μA	
						10	μA	
		$V_{\text{DS}} = -16 \text{ V}, V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$	P-Ch			-1	μA	
						-10	μA	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	All			100	nA	
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	All			-100	nA	
ON CHARACTERISTICS (Note 2)								
$V_{\text{GS(on)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	N-Ch	0.4	0.7	1	V	
				0.3	0.45	0.8		
		$V_{\text{DS}} = V_{\text{GS}}, I_D = -250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	P-Ch	-0.4	-0.7	-1		
				-0.3	-0.5	-0.8		
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 4.5 \text{ V}, I_D = 3.8 \text{ A}$ $T_J = 125^\circ\text{C}$	N-Ch		0.029	0.035	Ω	
					0.043	0.063		
		$V_{\text{GS}} = 2.7 \text{ V}, I_D = 3.3 \text{ A}$			0.036	0.045		
		$V_{\text{GS}} = -4.5 \text{ V}, I_D = -2.7 \text{ A}$ $T_J = 125^\circ\text{C}$	P-Ch		0.061	0.07		
		$V_{\text{GS}} = -2.7 \text{ V}, I_D = -2.3 \text{ A}$			0.087	0.125		
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 4.5 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	N-Ch	15			A	
		$V_{\text{GS}} = 2.7 \text{ V}, V_{\text{DS}} = 5 \text{ V}$		5				
		$V_{\text{GS}} = -4.5 \text{ V}, V_{\text{DS}} = -5 \text{ V}$	P-Ch	-10				
		$V_{\text{GS}} = -2.7 \text{ V}, V_{\text{DS}} = -5 \text{ V}$		-3				
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 5 \text{ V}, I_D = 3.8 \text{ A}$	N-Ch		15		S	
		$V_{\text{DS}} = -5 \text{ V}, I_D = -2.7 \text{ A}$	P-Ch		8			
DYNAMIC CHARACTERISTICS								
C_{iss}	Input Capacitance	N-Channel $V_{\text{DS}} = 10 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$ P-Channel $V_{\text{DS}} = -10 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$	N-Ch		700		pF	
			P-Ch		865			
C_{oss}	Output Capacitance		N-Ch		370		pF	
			P-Ch		415			
C_{rss}	Reverse Transfer Capacitance		N-Ch		145		pF	
			P-Ch		150			

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
SWITCHING CHARACTERISTICS (Note 2)							
$t_{D(on)}$	Turn - On Delay Time	N-Channel $V_{DD} = 5 \text{ V}$, $I_D = 1 \text{ A}$, $V_{GEN} = 4.5 \text{ V}$, $R_{GEN} = 6 \Omega$	N-Ch		8	15	ns
			P-Ch		11	22	
t_r	Turn - On Rise Time	P-Channel $V_{DD} = -5 \text{ V}$, $I_D = -1 \text{ A}$, $V_{GEN} = -4.5 \text{ V}$, $R_{GEN} = 6 \Omega$	N-Ch		22	40	ns
			P-Ch		25	50	
$t_{D(off)}$	Turn - Off Delay Time		N-Ch		48	90	ns
			P-Ch		78	150	
t_f	Turn - Off Fall Time		N-Ch		23	40	ns
			P-Ch		55	100	
Q_g	Total Gate Charge	N-Channel $V_{DS} = 10 \text{ V}$, $I_D = 3.8 \text{ A}$, $V_{GS} = 4.5 \text{ V}$	N-Ch		19.6	28	nC
			P-Ch		16	23	
Q_{gs}	Gate-Source Charge	P-Channel $V_{DS} = -10 \text{ V}$, $I_D = -2.7 \text{ A}$, $V_{GS} = -4.5 \text{ V}$	N-Ch		2.5		nC
			P-Ch		2.4		
Q_{gd}	Gate-Drain Charge		N-Ch		6.5		nC
			P-Ch		5.1		

DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS


I_s	Maximum Continuous Drain-Source Diode Forward Current		N-Ch			0.67	A	
			P-Ch			-0.67		
V_{SD}	Drain-Source Diode Forward Voltage		N-Ch $V_{GS} = 0 \text{ V}$, $I_s = 0.67 \text{ A}$ (Note2) $V_{GS} = 0 \text{ V}$, $I_s = -0.67 \text{ A}$ (Note2)	N-Ch		0.65	1.2	V
				P-Ch		-0.7	-1.2	

Notes:

1. R_{thJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{thJC} is guaranteed by design while R_{thCA} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{thJA}(t)} = \frac{T_J - T_A}{R_{thJA} C_p R_{thCA}(t)} = I_D^2(t) \times R_{DS(ON)@T_J}$$

Typical R_{thJA} for single device operation using the board layout shown below on 4.5" x 5" FR-4 PCB in a still air environment:



Scale 1 : 1 on letter size paper.

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics: N-Channel




Figure 1. N-Channel On-Region Characteristics.




Figure 2. N-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. N-Channel On-Resistance Variation with Temperature.




Figure 4. N-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 5. N-Channel Transfer Characteristics.




Figure 6. N-Channel Gate Threshold Variation with Temperature.

Typical Electrical Characteristics: N-Channel (continued)




Figure 7. N-Channel Breakdown Voltage Variation with Temperature.




Figure 8. N-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. N-Channel Capacitance Characteristics.




Figure 10. N-Channel Gate Charge Characteristics.




Figure 11. N-Channel Transconductance Variation with Drain Current and Temperature.

Typical Electrical Characteristics: P-Channel (continued)




Figure 12. P-Channel On-Region Characteristics.




Figure 13. P-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 14. P-Channel On-Resistance Variation with Temperature.




Figure 15. P-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 16. P-Channel Transfer Characteristics.




Figure 17. P-Channel Gate Threshold Variation with Temperature.

Typical Electrical Characteristics: P-Channel (continued)




Figure 18. P-Channel Breakdown Voltage Variation with Temperature.




Figure 19. P-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 20. P-Channel Capacitance Characteristics.




Figure 21. P-Channel Gate Charge Characteristics.




Figure 22. P-Channel Transconductance Variation with Drain Current and Temperature.

Typical Thermal Characteristics: N & P-Channel




Figure 23. N-Channel Maximum Safe Operating Area.




Figure 24. P-Channel Maximum Safe Operating Area.




Figure 25. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1.
Transient thermal response will change depending on the circuit board design.




Figure 26. N or P-Channel Switching Test Circuit.




Figure 27. N or P-Channel Switching Waveforms.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE TM	ISOPLANARTM	SyncFET TM
CoolFET TM	MICROWIRE TM	TinyLogic TM
CROSSVOLT TM	POP TM	UHC TM
E ² CMOS TM	PowerTrench [®]	VCX TM
FACT TM	QFET TM	
FACT Quiet Series TM	QST TM	
FAST [®]	Quiet Series TM	
FAST _r TM	SuperSOT TM -3	
GTO TM	SuperSOT TM -6	
HiSeC TM	SuperSOT TM -8	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.