

FAST CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

IDT54/74FCT16245T/AT/CT/ET

FEATURES:


- 0.5 MICRON CMOS Technology
- . High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤ 1µA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- High drive outputs (-32mA IOH, 64mA IOL)
- Power off disable outputs permit "live insertion"
- Typical Volp (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- · Available in the following packages:
 - Industrial: SSOP, TSSOP
 - Military: CERPACK


DESCRIPTION:

The FCT16245T16-bit transceiver is built using advanced dual metal CMOS technology. These high-speed, low-power transceivers are ideal for synchronous communication between two busses (A and B). The Direction and Output Enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (xDIR) controls the direction of data flow. The output enable pin ($x\overline{OE}$) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

The FCT16245T is ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

FUNCTIONAL BLOCK DIAGRAM






IDT and the IDT logo are registered trademark of Integrated Device Technology, Inc.

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

JANUARY 2009

© 2019 Renesas Electronics Corporation DSC-5456/9

PIN CONFIGURATION



SSOP/ TSSOP CERPACK TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	٧
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Iout	DC Output Current	-60 to +120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXT and FCT166XXXT (APort) Output and I/O terminals.
- 3. Output and I/O terminals terminals for FCT162XXX and FCT166XXXT (A-Port).

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	рF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description			
xŌĒ	$x\overline{OE}$ Output Enable Inputs (Active LOW)			
xDIR	Direction Control Inputs			
x A x Side A Inputs or 3-State Outputs				
хВх	Side B Inputs or 3-State Outputs			

FUNCTION TABLE(1)

Inp	outs	
xŌĒ	xDIR	Outputs
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	High Z State

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = $5.0V \pm 10\%$; Military: TA = -55°C to +125°C, VCC = $5.0V \pm 10\%$

Symbol	Parameter	Test Conditi	ions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
lін	Input HIGH Current (Input pins)(5)	Vcc = Max.	VI = VCC	_	_	±1	μΑ
	Input HIGH Current (I/O pins) ⁽⁵⁾			_	_	±1	
lıL	Input LOW Current (Input pins)(5)		VI = GND	_	_	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			_	_	±1	
lozн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	_	±1	μА
lozL	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V	_	_	±1	
VIK	Clamp Diode Voltage	VCC = Min., IN = −18mA			-0.7	-1.2	V
los	Short Circuit Current	VCC = Max., VO = GND ⁽³⁾	Vcc = Max., Vo = GND ⁽³⁾		-140	-250	mA
VH	Input Hysteresis			_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	5	500	μА

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
lo	Output Drive Current	Vcc = Max., Vo = 2.5	V ⁽³⁾	-50		-180	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = −3mA,	-2.5	3.5	_	V
		VIN = VIH or VIL	IOH = -12mA MIL	2.4	3.5	_	V
			IOH = -15mA IND				
			IOH = -24mA MIL	2	3	_	V
			Iон = -32mA IND ⁽⁴⁾				
Vol	Output LOW Voltage	Vcc = Min.	IOL = 48mA MIL	_	0.2	0.55	V
		VIN = VIH or VIL	IOL = 64mA IND				
IOFF	Input/Output Power Off Leakage ⁽⁵⁾	$VCC = 0V$, $VIN or VO \le 4$	I.5V	_	_	±1	μΑ

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. The test limit for this parameter is $\pm 5\mu A$ at $T_A = -55$ °C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditi	ons ⁽¹⁾	Min.	Typ.(2)	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = xDIR = GND One Input Togging 50% Duty Cycle	VIN = VCC VIN = GND		8	100	μΑ/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND		0.6	1.5	mA
		50% Duty Cycle xOE = xDIR = GND One Bit Toggling	VIN = 3.4V VIN = GND	_	0.9	2.3	
		Vcc = Max. Outputs Open fi = 2.5MHz 50% Duty Cycle	VIN = VCC VIN = GND		2.4	4.5 ⁽⁵⁾	
		xOE = xDIR = GND Sixteen BitsTogging	VIN = 3.4V VIN = GND	_	6.4	16.5 ⁽⁵⁾	

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fcpNcp/2 + fiNi)$
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fCP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE-INDUSTRIAL


			74FCT1	6245AT	74FCT1	6245CT	74FCT1	6245ET	
Symbol	Parameter	Condition ⁽¹⁾	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	4.6	1.5	4.1	1.5	3.2	ns
tPHL	A to B, B to A	$RL=500\Omega$							
tpzh	Output Enable Time		1.5	6.2	1.5	5.8	1.5	4.4	ns
tPZL	xOE to A or B								
tPHZ	Output Disable Time		1.5	5	1.5	4.8	1.5	4	ns
tPLZ	xOE to A or B								
tPZH	Output Enable Time		1.5	6.2	1.5	5.8	1.5	4.8	ns
tPZL	xDIR to A or B ⁽⁴⁾								
tPHZ	Output Disable Time		1.5	5	1.5	4.8	1.5	4	ns
tPZL	xDIR to A or B ⁽⁴⁾								
tSK(o)	Output Skew ⁽³⁾		_	0.5	_	0.5	_	0.5	ns

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - MILITARY


			54FCT16245T		16245T 54FCT16245A		T 54FCT16245CT		
Symbol	Parameter	Condition ⁽¹⁾	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	7.5	1.5	4.9	1.5	4.5	ns
tPHL	A to B, B to A	RL= 500Ω							
tpzh	Output Enable Time]	1.5	10	1.5	6.5	1.5	6.2	ns
tPZL	xOE to A or B								
tPHZ	Output Disable Time]	1.5	10	1.5	6	1.5	5.2	ns
tPLZ	xOE to A or B								
tpzh	Output Enable Time]	1.5	10	1.5	6.5	1.5	6.2	ns
tPZL	xDIR to A or B ⁽⁴⁾								
tPHZ	Output Disable Time]	1.5	10	1.5	6	1.5	5.2	ns
tPZL	xDIR to A or B ⁽⁴⁾								
tSK(o)	Output Skew ⁽³⁾]	_	0.5	-	0.5	_	0.5	ns

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- 4. This limit is guaranteed but not tested.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




Pulse Width



Enable and Disable Times

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/