INTEGRATED CIRCUITS

Preliminary specification File under Integrated Circuits, IC01 2001 Dec 11

HILIP:

- 14 SWITCHING CHARACTERISTICS
- 14.1 Minimum pulse width

1 FEATURES

- Operating voltage from ±15 to ±30 V
- Very low quiescent current
- Low distortion
- Fixed gain of 30 dB Single-Ended (SE) or 36 dB Bridge-Tied Load (BTL)
- Good ripple rejection
- Internal switching frequency can be overruled by an external clock
- No switch-on or switch-off plop noise
- Diagnostic input for short-circuit and temperature protection
- Usable as a stereo Single-Ended (SE) amplifier or as a mono amplifier in Bridge-Tied Load (BTL)
- Start-up safety test, to protect for short-circuits at the output of the power stage to supply lines
- Electrostatic discharge protection (pin to pin).

2 APPLICATIONS

- Television sets
- Home-sound sets
- Multimedia systems
- All mains fed audio systems
- Car audio (boosters).

4 ORDERING INFORMATION

TYPE NUMBER PACKAGE NAME DESCRIPTION VERSION TDA8929T | SO24 | plastic small outline package; 24 leads; body width 7.5 mm | SOT137-1

3 GENERAL DESCRIPTION

The TDA8929T is the controller of a two-chip set for a high efficiency class-D audio power amplifier system. The system is divided into two chips:

- TDA8929T; the analog controller chip in a SO24 package
- TDA8926J/ST/TH or TDA8927J/ST/TH; a digital power stage in a DBS17P, RDBS17P or HSOP24 power package.

With this chip set a compact 2×50 W or 2×100 W audio amplifier system can be built, operating with high efficiency and very low dissipation. No heatsink is required, or depending on supply voltage and load, a very small one. The system operates over a wide supply voltage range from \pm 15 up to \pm 30 V and consumes a very low quiescent current.

5 QUICK REFERENCE DATA

Note

1. $V_P = \pm 25$ V.

6 BLOCK DIAGRAM

7 PINNING

Fig.2 Pin configuration.

8 FUNCTIONAL DESCRIPTION

The combination of the TDA8926J and the TDA8929T produces a two-channel audio power amplifier system using the class-D technology (see Fig.4).

In the TDA8929T controller device the analog audio input signal is converted into a digital Pulse Width Modulation (PWM) signal. The digital power stage (TDA8926) is used for driving the low-pass filter and the loudspeaker load. It performs a level shift from the low-power digital PWM signal, at logic levels, to a high-power PWM signal that switches between the main supply lines. A second-order low-pass filter converts the PWM signal into an analog audio signal across the loudspeaker.

For a description of the power stage see the specification of the TDA8926.

The TDA8926 can be used for an output power of 2×50 W. The TDA8927 should be used for a higher output power of 2×100 W.

8.1 Controller

The controller contains (for two audio channels) two Pulse Width Modulators (PWMs), two analog feedback loops and two differential input stages. This chip also contains circuits common to both channels such as the oscillator, all reference sources, the mode functionality and a digital timing manager.

The pinning of the TDA8929T and the power stage devices are designed to have very short and straight connections between the packages. For optimum performance the interconnections between the packages must be as short as possible.

Using this two-chip set an audio system with two independent amplifier channels with high output power, high efficiency (90%) for the system, low distortion and a low quiescent current is obtained. The amplifiers channels can be connected in the following configurations:

- Mono Bridge-Tied Load (BTL) amplifier
- Stereo Single-Ended (SE) amplifier.

The amplifier system can be switched in three operating modes via the mode select pin:

- Standby: with a very low supply current
- Mute: the amplifiers are operational, but the audio signal at the output is suppressed
- On: amplifier fully operational with output signal.

For suppressing pop noise the amplifier will remain automatically for approximately 220 ms in the mute mode before switching to operating mode. In this time the coupling capacitors at the input are fully charged.

Figure 3 shows an example of a switching circuit for driving pin MODE.

Philips Semiconductors Philips Semiconductors

 Preliminary specification Preliminary specification

Controller class-D audio amplifier Controller class-D audio amplifier

 TDA8929T TDA8929T

 ω rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in the pdf in the α

 ∞

8.2 Pulse width modulation frequency

The output signal of the power stage is a PWM signal with a carrier frequency of approximately 300 kHz. Using a second-order LC demodulation filter in the application results in an analog audio signal across the loudspeaker. This switching frequency is fixed by an external resistor $R_{\rm OSC}$ connected between pin OSC and V_{SS} . With the resistor value given in the application diagram, the carrier frequency is typical 317 kHz. The carrier frequency can be

calculated using:
$$
f_{osc} = \frac{9 \times 10^9}{R_{osc}}
$$
 [Hz]

If two or more class-D systems are used in the same audio application, it is advised to have all devices working at the same switching frequency. This can be realized by connecting all OSC pins together and feed them from an external oscillator. Using an external oscillator it is necessary to force pin OSC to a DC-level above SGND for switching from the internal to an external oscillator. In this case the internal oscillator is disabled and the PWM will switch on the external frequency. The frequency range of the external oscillator must be in the range as specified in the switching characteristics.

Application in a practical circuit:

- \bullet Internal oscillator: $R_{\rm OSC}$ connected between pin OSC and V_{SS}
- External oscillator: connect oscillator signal between pin OSC and pin SGND; delete R_{OSC} .

8.3 Protections

The controller is provided with two diagnostic inputs. One or both pins can be connected to the diagnostic output of one or more power stages.

8.3.1 DIAGNOSTIC TEMPERATURE

A LOW level on pin DIAGTMP will immediately force both pins EN1 and EN2 to a LOW level. The power stage shuts down and the temperature is expected to drop. If pin DIAGTMP goes HIGH, pins EN1 and EN2 will immediately go HIGH and normal operation will be maintained.

Temperature hysteresis, a delay before enabling the system again, is arranged in the power stage. Internally there is a pull-up resistance to 5 V at the diagnostic input of the controller. Because the diagnostic output of the power stage is an open-drain output, diagnostic lines can be connected together (wired-OR). It should be noted that the TDA8929T itself has no temperature protection.

8.3.2 DIAGNOSTIC CURRENT

This input is intended to protect against short-circuits across the loudspeaker load. In the event that the current limit in the power stage is exceeded, pin DIAGCUR must be pulled to a LOW level. A LOW level on the diagnostic current input will immediately force the output pins EN1 and EN2 to a LOW level. The power stage will shut down within less than 1 μ s and the high current is switched off. In this state the dissipation is very low. Every 220 ms the controller will attempt to restart the system. If there is still a short-circuit across the loudspeaker load, the system is switched off again as soon as the maximum current is exceeded. The average dissipation will be low because of this low duty factor. The actual current limiting value is set by the power stage.

Depending on the type of power stage which is used, several values are possible:

- TDA8926TH: limit value can be externally adjusted with a resistor; maximum is 5 A
- TDA8927TH: limit value can be externally adjusted with a resistor; maximum is 7.5 A
- TDA8926J and TDA8926ST: limit value is fixed at 5 A
- TDA8927J and TDA8927ST: limit value is fixed at 7.5 A.

8.3.3 START-UP SAFETY TEST

During the start-up sequence, when pin MODE is switched from standby to mute, the condition at the output terminals of the power stage are checked. These are the same lines as the feedback inputs of the controller. In the event of a short-circuit of one of the output terminals to V_{DD} or V_{SS} the start-up procedure is interrupted and the system waits for non-shorted outputs. Because the test is done before enabling the power stages, no large currents will flow in the event of a short-circuit. This system protects against short-circuits at both sides of the output filter to both supply lines. When there is a short-circuit from the outputs of the power stage to one of the supply lines, before the demodulation filter, it will also be detected by the start-up safety test. Practical use from this test feature can be found in detection of short-circuits on the printed-circuit board.

Remark: this test is only operational prior to or during the start-up sequence, and not during normal operating.

8.4 Differential audio inputs

For a high common mode rejection and a maximum flexibility of application, the audio inputs are fully differential. By connecting the inputs anti-parallel the phase of one of the channels is inverted, so that a load can be connected between the two output filters. In this case the system operates as a mono BTL amplifier (see Fig.5).

Also in the stereo single-ended configuration it is recommended to connect the two differential inputs in anti-phase. This has advantages for the current handling of the power supply at low signal frequencies.

9 LIMITING VALUES

In accordance with the Absolute Maximum Rate System (IEC 60134).

Notes

1. Human Body Model (HBM); $R_s = 1500 \Omega$ and C = 100 pF.

2. Machine Model (MM); $R_s = 10 \Omega$; C = 200 pF and L = 0.75 µH.

10 THERMAL CHARACTERISTICS

11 QUALITY SPECIFICATION

In accordance with "SNW-FQ611-part D" if this device is used as an audio amplifier.

12 DC CHARACTERISTICS

 $V_P = \pm 25$ V; T_{amb} = 25 °C; measured in Fig.10; unless otherwise specified.

Notes

- 1. The circuit is DC adjusted at $V_P = \pm 15$ to ± 30 V.
- 2. Referenced to SGND (0 V).
- 3. Referenced to V_{SS} .

13 AC CHARACTERISTICS

Notes

1. $V_P = \pm 25$ V; $f_i = 1$ kHz; $T_{amb} = 25$ °C; measured in Fig.10; unless otherwise specified.

- 2. THD is measured in a bandwidth of 22 Hz to 22 kHz. When distortion is measured using a low-order low-pass filter a significantly higher value will be found, due to the switching frequency outside the audio band.
- 3. $V_{\text{ripole}} = V_{\text{ripole(max)}} = 2 \text{ V (p-p)}$; $R_s = 0 \Omega$.
- 4. $B = 22$ Hz to 22 kHz and independent of R_s .
- 5. $V_P = \pm 25$ V; $f_i = 1$ kHz; T_{amb} = 25 °C; measured in reference design in Fig.12; unless otherwise specified.

14 SWITCHING CHARACTERISTICS

 $V_P = \pm 25$ V; T_{amb} = 25 °C; measured in Fig.10; unless otherwise specified.

Notes

- 1. Frequency set with R_{OSC} , according to the formula in the functional description.
- 2. For tracking the external oscillator has to switch around SGND + 2.5 V with a minimum voltage of $V_{OSC(\text{ext})}$.

14.1 Minimum pulse width

The minimum obtainable pulse width of the PWM output signal of a class-D system, sets the maximum output voltage swing after the demodulation filter and also the maximum output power. Delays in the power stages are the main cause for the minimum pulse width being not equal to zero. The TDA8926 and TDA8927 power stages have a minimum pulse width of t_{W(min)} = 220 ns (typical). Using the TDA8929T controller, the effective minimum pulse is reduced by a factor of two during clipping. For the calculation of the maximum output power at clipping the effective minimum pulse width during clipping is $0.5t_{W(min)}$.

For the practical useable minimum and maximum duty factor (δ) which determines the maximum output power:

$$
\frac{t_{W(min)}\times f_{osc}}{2}\times 100\%<\delta<\left(1-\frac{t_{W(min)}\times f_{osc}}{2}\right)\times 100\%
$$

Using the typical values of the TDA8926 and TDA8927 power stages:

 $3.5\% < \delta < 96.5\%$.

15 TEST AND APPLICATION INFORMATION

15.1 Test circuit

The test diagram in Fig.10 can be used for stand alone testing of the controller. Audio and mode input pins are configured as in the application. For the simulation of a switching output power stage a simple level shifter can be used. It converts the digital PWM signal from the controller (switching between V_{SS} and V_{SS} + 12 V level) to a PWM signal switching between V_{DD} and V_{SS} .

A proposal for a simple level shifting circuit is given in Fig.9.

The low-pass filter performs the demodulation, so that the audio signal can be measured with an audio analyzer. For measuring low distortion values, the speed of the level shifter is important. Special care has to be taken at a sufficient supply decoupling and output waveforms without ringing.

The handshake with the power stage is simulated by a direct connection of the release inputs (REL1 and REL2) with the switch outputs (SW1 and SW2) of the controller. The enable outputs (EN1 and EN2) for waking-up the power stage are not used here, only the output level and timing are measured.

 $\vec{8}$

 ω rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in the pdf in the α

Philips Semiconductors Philips Semiconductors

 Preliminary specification Preliminary specification

15.2 BTL application

When using the system in a mono BTL application (for more output power), the inputs of both channels must be connected in parallel. The phase of one the inputs must be inverted (see Fig.5). In principle the loudspeaker can be connected between the outputs of the two single-ended demodulation filters. For improving the common mode behavior of the filter, the configuration in Fig.12 is advised.

15.3 Mode pin

For correct operation the switching voltage on pin MODE should be de-bounced. If this pin is driven by a mechanical switch an appropriate de-bouncing low-pass filter should be used. If pin MODE is driven by an electronic circuit or microcontroller then it should remain, for at least 100 ms, at the mute voltage level (V_{th1+}) before switching back to the standby voltage level.

15.4 External clock

Figure 11 shows an external clock oscillator circuit.

15.5 Reference designs

The reference design for a two-chip class-D audio amplifier for TDA8926J or TDA8927J and TDA8929T is shown in Fig.12. The Printed-Circuit Board (PCB) layout is shown in Fig.13. The bill of materials is given in Table 1.

The reference design for a two-chip class-D audio amplifier for TDA8926TH or TDA8927TH and TDA8929T is shown in Fig.14. The PCB layout is shown in Fig.15.

 V_{DDA} **mode select** C1 220 nF V_{DDD} V_{SSD} V_{DDA} \star V_{SSA} C_2 220 nF \perp C11 R19
39 kΩ R20 C10 560 pF 560 pF V_{DD1} V_{DD2} QGND V SS2 V SS1 $39 k\Omega$ 10 12 on 3 1 R11 R12
5.6 Ω MODE PWM2 C18 1 nF D₁ mute 5.6 Ω 6 17 $L₂$ O UT2− $(5.6 \vee$ off $\overline{\mathsf{s1}}$ $\mathsf{L}\mathsf{c}$ 44 SW2 SW2 13 17 11 $\overline{7}$ 220 nF REL2 REL2 Sumida 33 µH 1 OUT2 ⊥ c8 14 16 CDRH127-330 $15 nF$ $EN2$ $EN2$ R1 OSC 16 GND 14 2 7 **U2 U1** 12 VDDD R15
24 Ω $27 k\Omega$ BOOT2 $C14 \perp 24 \Omega$ $1 nF \perp 0 \text{U}$ $C14 \perp$ V_{SSA} C3 R24 470 nF V_{DD1} **TDA8929T** $200 kΩ$ 19 STAB **TDA8926J** 5 V_{DDD} C15 220 nF POWERUP QGND 220 nF V_{DD2} 15 **or** Tou⊤2− SGN_D $\frac{1}{2}$ C4
T 220 nF D₂ 13 **TDA8927J** 2 $C5$ _{STAB} $\begin{array}{ccc} \n\sqrt{18} & \sqrt{220} \text{ nF} \\
\end{array}$ (7.5 V) $\begin{array}{ccc} \n\sqrt{280} & \sqrt{220} \text{ nF} \\
\end{array}$ (7.5 V) $\begin{array}{ccc} \n\sqrt{280} & \sqrt{220} \text{ nF} \\
\end{array}$ (7.5 V) $\begin{array}{ccc} \n\sqrt{220} & \sqrt{220} \text{ nF} \\
\end{array}$ 2 C6 220 nF $\sqrt{\text{sgn}}$ $GND +$ GND \rightarrow V_{SSA} V_{SSD} 220 nF SGND2 9 220 nF 11 V SS2 1 C43 180 pF R10 "
DIAG 10 QGND ♥
QGND ♥ 22 $\overline{}$ 3 C17 220 nF $IN1$ **DIAGCUR** V SS1 $1 k\Omega$ V_{SSD} **CONTROLLER POWER STAGE** 8 5 C16 470 nF C22 330 pF C20 1 nF IN1− BOOT1 R16
24 Ω OUT1− EN1 EN1 4 6 21 4 2 REL1 REL1 C9 IN2+ Sumida 33 µH 23 CDRH127-330 8 2 OUT1 T 15 nF SW1 SW1 C_{23} 1 24 \sim J5 1 7 330 pF PWM1 L4 $\overline{OUT1}$ + IN2− 20 C21 1 nF 9 R13 J6 R14
5.6 Ω 15 5.6Ω **outputs** C26 $C₂₅$ C24 C27 QGND C12 C13 560 pF 470 nF 470 nF $\overline{\overline{+}}$ 470 nF 470 nF n.c. 560 pF V_{DDD} V_{SSD} R5
10 kΩ R4
10 kΩ R6
10 kΩ R7
10 kΩ QGND L7 bead $rac{20}{20}$ C28 C₂₉ V_{DDA} L5 bead ᆊ $1 nF$ 1 nF 1 nF V_{DDD} C40
47 μF C36 C37 C34 C32 $\overline{\mathsf{T}}$ 220 nF $+25$ V V DD 220 nF \mathbb{R} R R21
10 kΩ $(35 V)$ 1500 µF $0 \t 1$ 220 nF $(35 V)$ GND input 1 and 1 a GND 0 2 C35 $\overline{\circ}$ 3 $\frac{3}{2}$ $\frac{11}{2}$ $\frac{13}{2}$ C33 R22
9.1 kΩ \rightarrow C41 1500 µF (35 V) −25 V 220 nF C38 C39 V_{SS} QGND QGND 47 µF (35 V) 220 nF $\overline{\mathsf{T}}$ 220 nF J2 V_{SSD} C31 1 nF bead L6 **inputs** V_{SSA} V_{SS} QGND **power supply** MLD633

 ω rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in the pdf in the α

Controller class-D audio amplifier

audio amplifier

Controller class-D

4 or 8 Ω
SE

4 or 8 Ω SE

8 Ω BTL

TDA8929T

TDA8929T

R21 and R22 are only necessary in BTL applications with asymmetrical supply.

BTL: remove R6, R7, C23, C26 and C27 and close J5 and J6.

C22 and C23 influence the low-pass frequency response and should be tuned with the real load (loudspeaker).

Inputs floating or inputs referenced to QGND (close J1 and J4) or referenced to V_{SS} (close J2 and J3) for an input signal ground reference.

Fig.12 Two-chip class-D audio amplifier application diagram for TDA8926J or TDA8927J and TDA8929T.

20

 $C16 \frac{1}{5}$

 \bigcirc

 $C14$

 \prod_{c20} C₂₁

 \bigcirc

 $C17$ R16

 \bigcirc

 $C15$ R15

handbook, full pagewidth TDA8926J/27J & TDA8929T \bigcirc \bigcirc \bigcirc \overline{O} \circ \circ \circ **PHILIPS** $\frac{D1}{\sqrt{2}}$ U1 \circ \bullet CHE C24 0.06 0 0 C40 (ਗ] \overline{O} _{\overline{O}} Ω $\overline{0}$ $\overline{0}$ $C34$ O $\left|\frac{10}{10}\right|$ $C40$ $\left|\frac{0.00}{10}\right|$ $C40$ $\left|\frac{0.00}{100}\right|$ $C25$ \mathbf{c} $\tilde{\mathbf{Q}}$ $-$ H $-$ C26 C35 $C41$ d_{L_+} \bullet $\overline{\circ}$ 0.00 ā $CHH₂$ C27 000 $\frac{L7}{1}$ \circ $\sqrt{2}$ $\begin{array}{c}\n\mathbf{B} \\
\mathbf{B} \\
\mathbf{C}\n\end{array}$ state of D art Version 21 03-2001 \overline{O} \circ \circ \prod_{LG} Out1 Out2 **O** L5 $\boxed{\circ}$ $\boxed{\circ}$ \odot ON $\frac{1}{2}$ S1 MUTE \cdot 00 \cdot 0 \bullet 0 0 0 0 0 OFF VDD GND δ \bigcirc \bigcirc \bigcirc In1 In2 Silk screen top, top view Copper top, top view $L4$ \bigcirc \bigcirc O R19 C1 C6 R₂₀ CA C43 C38 C9 R10 C₁₃ C32 $C₁$ C36 C R14 R13 U₂ C22 C5 J5 C23 R11 R12 J6 C33 C₃₇ C10 C11 C4 C3 $C39$ C8 C7 R1 C₂ $\n **R**24$ In2 In1 R5 R7 L^2 R21 R22 Out1 Out2 R4 \Box R6 V_{DD} V_{SS} V_{SS} V_{SC} V_{C29} $\begin{bmatrix} 1 & 1 \\ 0 & 1 \\ 0 & 1 \end{bmatrix}$
C₁₈ C₃₀ $C19$)
GND $J2 \quad \blacksquare$ $J3$ J_1 J4

 ω rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in the pdf in the α

Silk screen bottom, top view

QGND

Copper bottom, top view

 \bigcirc

Philips Semiconductors Philips Semiconductors

Controller class-D audio amplifier

Controller class-D audio amplifier

Preliminary specification

TDA8929T

TDA8929T

MLD634

 \bigcirc

Preliminary specification

 $\overline{2}$

Fig.14 Two-chip class-D audio amplifier application diagram for TDA8926TH or TDA8927TH and TDA8929T.

 ω rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in the pdf in the α

Controller class-D audio amplifier

audio

amplifier

Controller class-D

TDA8929T

TDA8929T

 \overline{z}

 Preliminary specification Preliminary specification

Controller class-D audio amplifier Controller class-D audio amplifier

TDA8929T TDA8929T

15.6 Reference design bill of material

Table 1 Two-chip class-D audio amplifier PCB (Version 2.1; 03-2001) for TDA8926J or TDA8927J and TDA8929T (see Figs 12 and 13)

15.7 Curves measured in reference design

16 PACKAGE OUTLINE

17 SOLDERING

17.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

17.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

17.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
	- larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
	- smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

17.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

17.5 Suitability of surface mount IC packages for wave and reflow soldering methods

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

18 DATA SHEET STATUS

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

19 DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

20 DISCLAIMERS

Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit **http://www.semiconductors.philips.com**. Fax: **+31 40 27 24825** For sales offices addresses send e-mail to: **sales.addresses@www.semiconductors.philips.com**.

© Koninklijke Philips Electronics N.V. 2001 SCA73

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands 753503/01/pp36 Date of release: 2001 Dec 11 Document order number: 9397 750 08189

Let's make things better.

