# NUP4012PXV6

# **Quad Transient Voltage Suppressor Array**

# ESD Protection Diodes with Ultra–Low (0.7 pF) Capacitance

The four-line voltage transient suppressor array is designed to protect voltage-sensitive components that require ultra-low capacitance from ESD and transient voltage events. This device features a common anode design which protects four independent data lines in a single SOT-563 low profile package.

Excellent clamping capability, low capacitance, low leakage, and fast response time make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, it is suited for use in high frequency designs.

## Features

- Low Capacitance (0.7 pF Typical)
- Protects up to Four Data Lines
- SOT-563 1.6 mm x 1.6 mm
- Low Profile of 0.55 mm for Slim Design Ultra
- D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub>, and D<sub>4</sub> Pins = 5.2 V Minimum Protection
- ESD Rating: IEC61000-4-2: Level 4
- This is a Pb–Free Device

# **Typical Applications**

- USB 2.0 High–Speed Interface
- Cell Phones
- MP3 Players
- SIM Card Protection

# **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C, unless otherwise specified)


Symbol	Rating	Value	Unit
TJ	Operating Junction Temperature Range	-40 to 125	°C
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
TL	Lead Solder Temperature – Maximum (10 seconds)	260	°C
ESD	IEC 61000-4-2 Contact	8000	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



# **ON Semiconductor®**

http://onsemi.com





SOT-563 CASE 463A

## MARKING DIAGRAM



P7 = Device Code M = Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NUP4012PXV6T1G	SOT-563 (Pb-Free)	


+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

See Application Note AND8308/D for further description of survivability specs.

# **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> =  $25^{\circ}$ C unless otherwise noted)

Symbol	Parameter
I <sub>PP</sub>	Maximum Reverse Peak Pulse Current
V <sub>C</sub>	Clamping Voltage @ IPP
V <sub>RWM</sub>	Working Peak Reverse Voltage
I <sub>R</sub>	Maximum Reverse Leakage Current @ $V_{RWM}$
V <sub>BR</sub>	Breakdown Voltage @ I <sub>T</sub>
Ι <sub>Τ</sub>	Test Current
١ <sub>F</sub>	Forward Current
V <sub>F</sub>	Forward Voltage @ I <sub>F</sub>
P <sub>pk</sub>	Peak Power Dissipation
С	Max. Capacitance @ $V_R = 0$ and f = 1.0 MHz



\*See Application Note AND8308/D for detailed explanations of datasheet parameters.

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C, unless otherwise specified)


Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Reverse Working Voltage ( $D_1$ , $D_2$ , $D_{3,}$ and $D_4$ )	(Note 1)	V <sub>RWM</sub>	-	-	4.0	V
Breakdown Voltage ( $D_1$ , $D_2$ , $D_{3,}$ and $D_4$ )	I <sub>T</sub> = 1 mA, (Note 2)	V <sub>BR</sub>	5.2	5.5	-	V
Reverse Leakage Current ( $D_1$ , $D_2$ , $D_{3,}$ and $D_4$ )	@ V <sub>RWM</sub>	I <sub>R</sub>	-	-	1.0	μA
Capacitance ( $D_1$ , $D_2$ , $D_3$ , and $D_4$ )	$V_R = 0 V$ , f = 1 MHz (Line to GND)	CJ	-	0.7	0.9	pF
Clamping Voltage	@ I <sub>PP</sub> = 1 A (Note 3)	V <sub>C</sub>	-	-	9.5	V
Clamping Voltage	Per IEC61000-4-2 (Note 4)	V <sub>C</sub>	Fig	ures 1 ar	nd 2	V


1. TVS devices are normally selected according to the working peak reverse voltage (V<sub>RWM</sub>), which should be equal or greater than the DC or continuous peak operating voltage level.


2. V<sub>BR</sub> is measured at pulse test current I<sub>T</sub>.

3. Surge current waveform per Figure 5.

4. Typical waveform. For test procedure see Figures 3 and 4 and Application Note AND8307/D.







Negative 8 kV Contact per IEC61000–4–2

# NUP4012PXV6

## IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec





Figure 4. Diagram of ESD Test Setup

#### The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

# **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.








SOT-563, 6 LEAD CASE 463A ISSUE H

DATE 26 JAN 2021

- NDTES: DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 1. CONTROLLING DIMENSION: MILLIMETERS 2.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH З. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS. THICKNESS OF BASE MATERIAL.



RECOMMENDED MOUNTING FOOTPRINT\* For additional information on our Pb-Free ж strategy and soldering details, please download

the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

A <b></b> ►		<b>-</b>	6X	l
		I	' He	
		⊂		

# SIDE VIEW

	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
А	0.50	0.55	0.60	
b	0.17	0.22	0.27	
С	0.08	0.13	0.18	
D	1.50	1.60	1.70	
E	1.10	1.20	1.30	
е	0.50 BSC			
L	0.10	0.20	0.30	
Η <sub>E</sub>	1.50	1.60	1.70	

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON11126D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOT-563, 6 LEAD PAGE 1 OF 2

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. EMITTER 1	PIN 1. EMITTER 1	PIN 1. CATHIDE 1
2. BASE 1	2. EMITTER 2	2. CATHIDE 1
3. COLLECTOR 2	3. BASE 2	3. ANUDE/ANUDE 2
4. EMITTER 2	4. COLLECTOR 2	4. CATHIDE 2
5. BASE 2	5. BASE 1	5. CATHIDE 2
6. COLLECTOR 1	6. COLLECTOR 1	6. ANUDE/ANUDE 1
STYLE 4:	STYLE 5:	STYLE 6;
PIN 1. COLLECTOR	PIN 1. CATHEDE	PIN 1. CATHODE
2. COLLECTOR	2. CATHEDE	2. ANODE
3. BASE	3. ANEDE	3. CATHODE
4. EMITTER	4. ANEDE	4. CATHODE
5. COLLECTOR	5. CATHEDE	5. CATHODE
6. COLLECTOR	6. CATHEDE	6. CATHODE
STYLE 7:	STYLE 8:	STYLE 9:
PIN 1. CATHEDE	PIN 1. DRAIN	PIN 1. SDURCE 1
2. ANEDE	2. DRAIN	2. GATE 1
3. CATHEDE	3. GATE	3. DRAIN 2
4. CATHEDE	4. SDURCE	4. SDURCE 2
5. ANEDE	5. DRAIN	5. GATE 2
6. CATHEDE	6. DRAIN	6. DRAIN 1
STYLE 10: PIN 1. CATHEDE 1 2. N/C 3. CATHEDE 2 4. ANEDE 2 5. N/C	STYLE 11: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1	

5. BASE 1 6. COLLECTOR 2

6. ANDDE 1

DATE 26 JAN 2021

# GENERIC **MARKING DIAGRAM\***



XX = Specific Device Code

M = Month Code .

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON11126D Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 2 OF 2

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales