

ESDALC8-1BF4

Datasheet - production data

Low clamping single line bidirectional ESD protection





Figure 1. Functional diagram



Features

- Low clamping voltage: 16 V (IEC 61000-4-2 contact discharge 8 kV at 30 ns)
- Bidirectional device
- Low leakage current
- 0201 package
- Ultra small PCB area: 0.18 mm²
- ECOPACK[®]2 compliant component

Complies with the following standards

- IEC 61000-4-2:
 - ±15 kV (air discharge)
 - ±8 kV (contact discharge)

Applications

Where transient over voltage protection in ESD sensitive equipment is required, such as:

- · Smartphones, mobile phones and accessories
- Tablet, PC, netbooks and notebooks
- Portable multimedia devices and accessories
- Digital cameras and camcorders
- · Communication and highly integrated systems

Description

The ESDALC8-1BF4 is a bidirectional single line TVS diode designed to protect the data line or other I/O ports against ESD transients.


The device is ideal for applications where both board space saving and high protection efficiency are required. Thanks to the strong I_{PP} capability, this diode can also be used as a Vbus protection.


This is information on a product in full production.

1 Characteristics

Symbol	Param	Value	Unit	
V _{PP} ⁽¹⁾	Peak pulse voltage	IEC 61000-4-2 contact discharge IEC 61000-4-2 air discharge	20 kV	
P _{PP} ⁽¹⁾	Peak pulse power (8/20 µs)	Ű		
I _{PP} ⁽¹⁾	Peak pulse current (8/20 μs)	8.6	А	
Тj	Operating junction temperature range	-40 to 125	°C	
T _{stg}	Storage temperature range	-65 to +150	°C	
ΤL	Maximum lead temperature for solderin	260	°C	

1. For a surge greater than the maximum values, the diode will fail in short-circuit.








Table 2. Electrical characteristics	(values T _{ank} - 25 °C)
Table 2. Liectifical characteristics	(values, lamb = 25 C)

Symbol	Test conditions		Value		
Symbol		Min.	Тур.	Max.	
V	Pin1 to Pin2, I _R = 1 mA		13		V
VBR	V _{BR} Pin2 to Pin1, I _R = 1 mA		9		v
	Pin1 to Pin2, $V_{RM} = 9 V$			50	n A
I _{RM}	Pin2 to Pin1, V _{RM} = 6 V			50	nA
V _{CL}	8 kV contact discharge after 30 ns, IEC 61000-4-2 (Pin2 to Pin1)		16		V
C _{LINE}	$F = 1 MHz, V_{RM} = 0 V$		30	38	pF



Figure 3. Leakage current versus junction temperature (typical values)




Figure 5. ESD response to IEC 61000-4-2 (+8 kV contact discharge)




Figure 7. Dynamic resistance

Figure 4. Junction capacitance versus applied voltage (typical values)




Figure 6. ESD response to IEC 61000-4-2 (-8 kV contact discharge)





Figure 8. S21 attenuation result measurements





DocID025043 Rev 1

2 Package information

- Epoxy meets UL94, V0
- Lead-free package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com.* ECOPACK[®] is an ST trademark.





Figure 9. 0201 package dimension definitions

Table 3.0201 package dimension values

	Dimensions					
Ref.	Millimeters				Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.28	0.3	0.32	0.0110	0.0118	0.0126
b	0.125	0.14	0.155	0.0049	0.0055	0.0061
D	0.57	0.6	0.63	0.0224	0.0236	0.0248
D1		0.35			0.0138	
E	0.27	0.3	0.33	0.0106	0.0118	0.0130
E1	0.175	0.19	0.205	0.0069	0.0075	0.0081
fD	0.065	0.08	0.095	0.0026	0.0031	0.0037
fE	0.11	0.125	0.13	0.0043	0.0049	0.0051





The marking codes can be rotated by 90° or 180° to differentiate assembly location. In no Note: case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.




Figure 12. Tape and reel specification




3 Recommendation on PCB assembly

3.1 Stencil opening design

- 1. General recommendations on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 13. Stencil opening dimensions



b) General design rule


Stencil thickness (T) = 75 ~ 125 μ m

Aspect Ratio =
$$\frac{W}{T} \ge 1,5$$

Aspect Area =
$$\frac{L \times W}{2T(L+W)} \ge 0,66$$

- 2. Recommended stencil window
 - a) Stencil opening thickness: 80 µm
 - b) Other dimensions: see Figure 14

Figure 14. Recommended stencil window position, stencil opening thickness: 80 μ m



DocID025043 Rev 1



3.2 Solder paste

- 1. Use halide-free flux, qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste recommended.
- 3. Offers a high tack force to resist component displacement during PCB movement.
- 4. Use solder paste with fine particles: Type 4 (powder particle size 20-48 μm per IPC J STD-005).

3.3 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
- 3. Standard tolerance of ± 0.05 mm is recommended.
- 4. 1.0 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

3.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.



3.5 Reflow profile




Figure 15. ST ECOPACK[®] recommended soldering reflow profile for PCB mounting

Note: Minimize air convection currents in the reflow oven to avoid component movement.



4 Ordering information

ESDA array	ESDA LC 8 - 1 B F4
Low capacitance	
Breakdown voltage	
8 = 7 V min	
Number of lines	
Directional B = Bi-directional	
Package	
F4 = 0201	

Figure 16. Ordering information scheme

Table 4. Ordering information

Order code	Marking	Package	Weight	Base qty	Delivery mode
ESDALC8-1BF4	E ⁽¹⁾	0201	0.116 mg	15000	Tape and reel

1. The marking codes can be rotated by 90° or 180° to differentiate assembly location

5 Revision history

Table 5. Document revision history

	Date	Revision	Changes
ſ	08-Apr-2014	1	First issue



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID025043 Rev 1

