NSSHNBO

30 V, 3 A Synchronous Step-down DC/DC Converter

OVERVIEW

No. EA-404-201112

The R1276S is a 36-V rated synchronous step-down DC/DC converter with built-in transistor. Under cranking condition, the switching frequency is automatically reduced to keep output voltage level constant.

KEY BENEFITS

- High efficiency of 95%
- Maintains the output voltage constant at cranking by reducing a switching frequency to the minimum 1/4.
- Achieves the EMI noise reduction by using a spread spectrum clock generator. (Diffusion Rate: +10%).

KEY SPECIFICATIONS

- Input Voltage Range (Maximum Ratings): 3.6 V to 30 V (36 V)
- Start-up Voltage: 4.5 V •
- Standby Current: Typ. 4 µA
- Output Voltage Range: 0.7 V to 6.5 V •
- Feedback Voltage: 0.64 V ±1.0%
- Consumption Current at No Load (at VFM mode): Typ. 12 uA
- Adjustable Oscillator Frequency Using External • Resistors: 250 kHz to 1 MHz⁽¹⁾
- External Synchronous Clock Frequency: • 250 kHz to 1 MHz
- Spread Spectrum Clock Generator (SSCG): Diffusion Rate Typ. +10%
- Minimum ON-Time: Typ. 70 ns .
- Minimum OFF-Time: Typ. 120 ns •
- Duty-over: Min. 1/4
- Soft-start
- Thermal Shutdown: Tj = 160°C •
- Undervoltage Lockout (UVLO): V_{CC} = 3.3 V (Typ.) •
- Overvoltage Lockout (OVLO): VIN = 35 V (Typ.) •
- Overvoltage Detection (OVD): FB Pin Voltage (VFB) +10% •
- LX Current Limiting: Typ. 4.2 A •
- **Over-current Protection: Hiccup-type** .
- High-side Transistor ON Resistance: Typ.0.145 Ω .
- Low-side Transistor ON Resistance: Typ. 0.095 Ω


PACKAGE



HSOP-18

5.2 x 6.2 x 1.45 (mm)

TYPICAL CHARACTERISTICS



Efficiency (Vout = 5 V)

OPTIONAL FUNCTIONS

Select the optional functions from below.

Product Name	Output voltage range
R1276S001*	$3.15 \text{ V} < V_{\text{OUT}} \leq 6.0 \text{ V}$
R1276S002*	$6.0 \text{ V} < \text{V}_{\text{OUT}} \leq 6.5 \text{ V}$
R1276S004*	$0.7~V~\leq~V_{OUT}~\leq~3.15~V$

Product Name	Over-current Protection	SSCG
R1276SxxxA	Hiccup-type	Disable
R1276SxxxC	Hiccup-type	Enable

APPLICATIONS

- Digital Electronics: Digital TVs, DVD Players
 Portable Communication Equipment, Cameras, Video Cameras
- OA Equipment: Printers, Facsimiles
- Battery-powered Equipment
- ⁽¹⁾ The adjustable oscillation frequency range becomes 250 kHz \leq fosc \leq 600 kHz when 0.7 V \leq Vout < 3.3 V.

SELECTION GUIDE

The Output voltage range, the Optional functions and Quality class are user-selectable.

Selection Guide

Product Name	Package	Quantity per Reel	Pb Free	Halogen Free
R1276Sxxx*-E2-FE	HSOP-18	1,000 pcs	Yes	Yes

xxx : Select an output voltage range from below.


xxx	Output voltage range			
001	3.15 V < V _{OUT} \leq 6.0 V			
002	$6.0 \text{ V} < \text{V}_{\text{OUT}} \leq 6.5 \text{ V}$			
004	0.7 V \leq V _{OUT} \leq 3.15 V			

* : Select an optional function from below.

*	Over-current Protection	SSCG
А	Hiccup-type	Disable
С	Hiccup-type	Enable

No. EA-404-201112


BLOCK DIAGRAM



R1276S Block Diagram

No. EA-404-201112

PIN DESCRIPTIONS



R1276S (HSOP-18) Pin Configuration

* The tab on the bottom of the package is substrate level (GND). It must be connected to the ground plane on the board.


Pin No.	Pin Name	Description			
1, 2	VIN ⁽¹⁾	Power Supply Pin			
3	NC	Not Connected			
4	CE	Chip Enable Pin, Active-high			
5	CSS/TRK	Soft-start Adjustment Pin			
6	COMP	Capacitor Connecting Pin for Error Amplifier's Phase Compensation			
7	FB	Feedback Input Pin for Error Amplifier			
8	PGOOD	Power Good Output Pin			
9	VOUT	Output Voltage Feedback Input Pin			
10	MODE	Mode Setting Input Pin			
11	RT	Oscillator Frequency Adjustment Pin			
12	VCC	VCC Output Pin			
13	BST	Bootstrap Pin			
14, 15, 16	GND ⁽¹⁾	GND Pin			
17	NC	Not Connected			
18	LX	Switching Pin			

R1276S Pin Descriptions


⁽¹⁾ The pins with the same name should be connected together.

No. EA-404-201112


Equivalent Circuits for the Individual Terminals




Equivalent Circuit for CE Pin



Equivalent Circuit for CSS/TRK Pin




Equivalent Circuit for COMP Pin




Equivalent Circuit for FB Pin

VIN

Ω




Equivalent Circuit for VOUT Pin




Equivalent Circuit for PGOOD Pin


No. EA-404-201112




Equivalent Circuit for MODE Pin




Equivalent Circuit for VCC Pin



Equivalent Circuit for LX Pin



Equivalent Circuit for RT Pin



Equivalent Circuit for BST Pin

No. EA-404-201112

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
VIN	VIN Pin Input Voltage	-0.3 to 36	V
VCE	CE Pin Voltage ⁽¹⁾	-0.3 to V _{IN} +0.3 ≤ 36	V
Vcss/trk	CSS/TRK Pin Voltage	-0.3 to 3	V
Vout	VOUT Pin Voltage	-0.3 to 16	V
V _{RT}	RT Pin Voltage	-0.3 to 3	V
VCOMP	COMP Pin Voltage ⁽²⁾	-0.3 to 6	V
VFB	FB Pin Voltage	-0.3 to 3	V
V	VCC Pin Voltage	-0.3 to 6	V
Vcc	VCC Pin Output Current	Internally Limited	mA
VBST	BST Pin Voltage	LX-0.3 to LX+6	V
V _{LX}	LX Pin Voltage ⁽¹⁾	-0.3 to V _{IN} +0.3 ≤ 36	V
VMODE	MODE Pin Voltage	-0.3 to 6	V
Vpgood	PGOOD Pin Voltage	-0.3 to 6	V
P _D Power Dissipation		Refer to Append "POWER DISSIPAT	
Tj	Junction Temperature Range	-40 to 125	°C
Tstg	Storage Temperature Range	-55 to 125	°C

ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the lifetime and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.

RECOMMENDED OPERATING CONDITIONS

Recommended Operating Conditions

Symbol	Parameter	Rating	Unit
VIN	Operating Input Voltage	3.6 to 30	V
Та	Operating Temperature Range	-40 to 105	°C

RECOMMENDED OPERATING CONDITIONS

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

⁽¹⁾ It should not exceed V_{IN} + 0.3 V.

 $^{^{(2)}}$ It should not exceed V_{CC} + 0.3 V.

No. EA-404-201112

ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12 V$, $V_{CE} = V_{IN}$, unless otherwise specified.

The specifications surrounded by \square are guaranteed by design engineering at $-40^{\circ}C \le Ta \le 105^{\circ}C$.

Symbol	Paramet	ter	Conditions	Min.	Тур.	Max.	Unit
VSTART	Start-up Voltage					4.5	V
Vcc	VCC Pin Voltage (VCC-GND)	$V_{FB} = 0.672 \text{ V}, \text{ V}_{MODE} = 5 \text{ V}$	4.75	5	5.25	V
ISTANDBY	Standby Current		$V_{IN} = 30 V, V_{CE} = 0 V$		4	30	μA
	VIN Consumption	R1276S001x R1276S002x	$\label{eq:VFB} \begin{split} V_{\text{FB}} &= 0.672 \ \text{V}, \ \text{V}_{\text{MODE}} = 5 \ \text{V}, \\ V_{\text{OUT}} &= V_{\text{LX}} = 5 \ \text{V} \end{split}$		1.0	1.35	
I _{VIN1}	Current 1 at PWM switching stop	R1276S004x	$V_{FB} = 0.672 \text{ V}, V_{MODE} = 5 \text{ V}, \\ V_{OUT} = V_{LX} = 1.5 \text{ V}$		1.6	1.95	mA
	VIN Consumption Current 2 at VFM	R1276S001x R1276S002x	$\label{eq:VFB} \begin{split} V_{\text{FB}} &= 0.672 \ \text{V}, \ \text{V}_{\text{MODE}} = 0 \ \text{V}, \\ V_{\text{OUT}} &= V_{\text{LX}} = 5 \ \text{V} \end{split}$		12	60	
I _{VIN2}	switching stop	R1276S004x	$\label{eq:VFB} \begin{split} V_{\text{FB}} &= 0.672 \ \text{V}, \ V_{\text{MODE}} = 0 \ \text{V}, \\ V_{\text{OUT}} &= V_{\text{LX}} = 1.5 \ \text{V} \end{split}$		42	92	μA
VUVLO1	Undervoltage Lock	out (UVLO)	V _{cc} , Falling	3.1	3.3		V
V _{UVLO2}	Threshold		V _{CC} , Rising		4.3	4.5	V
V _{OVLO1}	Overvoltage Locko	ut (OVLO)	V _{IN} , Rising	33.6	35	36	V
Vovlo2	Threshold		V _{IN} , Falling	32	34		V
V _{FB}	FB Voltage Accuracy		Ta = 25°C −40°C ≤ Ta ≤ 105°C	0.6336	0.64	0.6464 0.6528	V
fosc0	Oscillator Frequen	cy 0	R _{RT} = 121 kΩ	225	250	275	kHz
fosc1	Oscillator Frequen	cy 1	R _{RT} = 29 kΩ	900	1000	1100	kHz
fsync	Synchronizing Free	quency	f_{OSC} reference when 250kHz $\leq f_{SYNC} \leq 1MHz$	foscx0.5		foscx1.5	kHz
tss1	Soft-start Time 1		Vcss/trk = "OPEN"	0.36		0.75	ms
tss2	Soft-start Time 2		V _{CSS/TRK} = 4.7 nF	1.4		2	ms
Itss	Soft-start Pin Char	ging Current	Vcss/trk = "GND"	1.8	2	2.2	μA
V _{SSEND}	CSS/TRK Pin Volta at soft-start stop	age		V_{FB}	V _{FB} +0.03	V _{FB} +0.06	V
R _{DIS_CSS}	CSS/TRK Pin Discharge Resistance		$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} = 4.5 \ \text{V}, \ V_{\text{CE}} = 0 \ \text{V}, \\ V_{\text{CSS/TRK}} = 3 \ \text{V} \end{array}$		2	5	kΩ
Ilxlimit	LX Current Limiting		High-side Transistor, DC current, $V_{MODE} = 5V$	3.36	4.2	5.58	А
IREVLIMIT	Reverse Current Limiting		Low-side Transistor, DC current, $V_{MODE} = 5V$		1.7	3.5	A
VCEH	CE Input Voltage,	'High"		1.25			V
VCEL	CE Input Voltage,	'Low"				1.1	V
ICEH	CE Input Current, '	'High"	$V_{IN} = V_{CE} = 30 \text{ V}$		1.2	2.45	μA
ICEL	CE Input Current, '	'Low"			0	0.1	μA

All test items listed under Electrical Characteristics are done under the pulse load condition (Tj \approx Ta = 25°C).

No. EA-404-201112


 $V_{IN} = 12 \text{ V}, V_{CE} = V_{IN}$, unless otherwise specified. The specifications surrounded by ______ are guaranteed by design engineering at -40°C ≤ Ta ≤ 105°C.

R1276S Electrical Characteristics (Continued)						25°C)
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _{FBH}	FB Input Current, "High"	V _{FB} = 0.672 V	-0.1	0	0.1	μA
IFBL	FB Input Current, "Low"	$V_{FB} = 0 V$	-0.1	0	0.1	μA
V _{MODEH}	MODE Input Voltage, "High"		1.40			V
V _{MODEL}	MODE Input Voltage, "Low"				0.74	V
IMODEH	MODE Input Current, "High"	$V_{MODE} = 5 V$		6.25	14.0	μA
IMODEL	MODE Input Current, "Low"	V _{MODE} = 0 V	-0.1	0	0.1	μA
TTSD	Thermal Shutdown	Rising	150	160		°C
T _{TSR}	Temperature Threshold	Falling	125	140		°C
Vpgoodoff	PGOOD "Low" Output Voltage	$V_{IN} = 3.6 V,$ $I_{PGOOD} = 1 mA$			0.25	V
	PGOOD Pin Leakage Current	$V_{IN} = 30 V,$ $V_{PGOOD} = 6 V$			100	nA
VFBOVD1	FB Pin Overvoltage Detection	V _{FB} , Rising	V _{FB} x1.060	V _{FB} x1.10	V _{FB} x1.140	V
VFBOVD2	(OVD) Threshold	V _{FB} , Falling	V _{FB} x1.024	V _{FB} x 1.07	V _{FB} x1.111	V
VFBUVD1	FB Pin Undervoltage Detection	V _{FB} , Falling	V _{FB} x0.860	V _{FB} x 0.90	V _{FB} x0.946	V
VFBUVD2	(UVD) Threshold	V _{FB} , Rising	V _{FB} x0.895	V _{FB} x 0.93	V _{FB} x0.974	V

All test items listed under Electrical Characteristics are done under the pulse load condition (Tj \approx Ta = 25°C).

No. EA-404-201112

TYPICAL APPLICATION CIRCUIT



R1276S Typical Application Circuit

Code (xxx)	F _{osc} [kHz]	V _{оит} [V]	L [µH]	С _{оυт} [µF]	C _{SPD} [pF]	R _{тоР} [kΩ]	R _{RT} [kΩ]	R _c [kΩ]	C _c [nF]	С _{С2} [pF]
	250	3.3	15	200 (100×2)	100	162 (150+12)	121 (220ll270)	22	10	100
	250	5.0	22	200 (100×2)	100	267 (240+27)	121 (220ll270)	27	10	100
001	500	3.3	10	66 (22×3)	22	162 (150+12)	56	22	3.3	33
001	500	5.0	10	100	22	267 (240+27)	56	22	4.7	33
	1000	3.3	4.7	48.7 (22×2+4.7)	22	162 (150+12)	28.7 (220 33)	12	3.3	15
	1000	5.0	4.7	48.7 (22×2+4.7)	22	267 (240+27)	28.7 (220 33)	12	3.3	15
002	500	6.5	15	147 (100+47)	22	357 (330+27)	56	22	4.7	33
004	250	0.7	3.3	430 (100+330)	1500	3.7 (2.2+1.5)	121 (220ll270)	5.1	47	150

R1276SxxxA/C Constant Table

II: Parallel connection

Selection of External Components

External components and its value required for R1276S are described. Each value is reference value at initial. Since inductor's variations and output capacitor's effective value may lead a drift of phase characteristics, adjustment to a unity-gain and phase characteristics may be required by evaluation on the actual unit.

1. Determination of Requirements

Determine the frequency, the output capacitor, the current and the input voltage required. For reference values, parameters listed in the following table will be used to explain each equation

Parameter	Value
Output Voltage (Vout)	3.3 V
Output Current (I _{OUT})	3 A
Input Voltage (VIN)	12 V
Input Voltage Range	8 V to 16 V
Frequency (fosc)	1000 kHz
ESR of Output Capacitor (RCOUT_ESR)	3 mΩ

2. Selection of Unity-gain Frequency (fUNITY)

The unity-gain frequency (f_{UNITY}) is determined by the frequency that the loop gain becomes "1" (zero dB). It is recommended to select within the range of one-sixth to one-twentieth of the oscillator frequency (f_{OSC}). Since the f_{UNITY} determines the transient response, the higher the f_{UNITY} , the faster response is achieved, but the phase margin will be tight. Therefore, it is required that the f_{UNITY} can secure the adequate stability. As for the reference, the f_{UNITY} is set to 100 kHz.

No. EA-404-201112

3. Selection of Inductor

After the input and the output voltages are determined, a ripple current (ΔI_L) for the inductor current is determined by an inductance (L) and an oscillator frequency (fosc). The ripple current (ΔI_L) can be calculated by Equation 1.

 $\Delta I_{L=} \left(V_{OUT} \ / \ L \ / \ f_{OSC} \right) x \ (1 - V_{OUT} \ / \ V_{IN_MAX}) \cdots Equation \ 1 \\ V_{IN_MAX} : Maximum \ input \ voltage$

The core loss in the inductor and the ripple current of the output voltage become small when the ripple current (ΔI_L) is small. But, a large inductance is required as shown by Equation 1. The inductance can be calculated by Equation 2 when a reference value of ΔI_L assumes 0.6 A is appropriate value.

$$\begin{split} L &= (V_{OUT} / \Delta I_L / f_{OSC}) \times (1 - V_{OUT} / V_{IN_MAX}) \cdots Equation \ 2 \\ &= (V_{OUT} / 0.6 / f_{OSC}) \times (1 - V_{OUT} / V_{IN_MAX}) \end{split}$$

The inductance can be calculated by substituting each parameter to Equation 2.

 $\label{eq:L} \begin{array}{l} {\sf L} = (3.3 \ {\sf V} \, / \, 0.6 \ {\sf A} \, / \, 1000 \ {\sf kHz}) \, \times \, (1{\text -}3.3 \ {\sf V} \, / \, 16{\sf V}) \\ {\sf = 4.37 \ \mu H} \end{array}$

When selecting the inductor of 4.7 μ H as an approximate value of the above calculated value, ΔI_{L} can be shown as below.

$$\label{eq:L_lambda} \begin{split} \Delta I_L &= (3.3 \ V \ / \ 4.7 \ \mu H \ / \ 1000 \ kHz) \ \times \ (1\mathchar`-3.3 \ V \ / \ 16 \ V) \\ &= 0.557 \ A \end{split}$$

4. Setting of Output Capacitance

The output capacitance (COUT) must be set to meet the following conditions.

Calculation based on phase margin

To secure the adequate stability, it is recommended that the pole frequency (f_{P_OUT}) is set to become equal or below one-fourteenth of the unity-gain frequency. The pole frequency (f_{P_OUT}) can be calculated by Equation 3.

Equation (4) can be expressed by substituting $f_{P_OUT} = f_{UNITY} / 14$ to Equation 3.

 $C_{\text{OUT}_\text{EFF}} = 14 / (2 \times \pi \times f_{\text{UNITY}} \times ((R_{\text{OUT}_\text{MIN}} \times 2 \times \pi \times f_{\text{OSC}} \times L) / (R_{\text{OUT}_\text{MIN}} + 2 \times \pi \times f_{\text{OSC}} \times L) + R_{\text{COUT}_\text{ESR}}))$ $\dots Equation 4$

Then, the output capacitance (effective value) can be calculated by substituting each parameter to Equation 4.

 $\begin{aligned} C_{\text{OUT_EFF}} = &14/(2 \times \pi \times 100 \text{kHz} \times ((1.1\Omega \times 2 \times \pi \times 1000 \text{ kHz} \times 4.7 \text{ }\mu\text{H})/(1.1\Omega + 2 \times \pi \times 1000 \text{kHz} \times 4.7 \text{ }\mu\text{H}) + 3m\Omega)) \\ = &21.01 \text{ }\mu\text{F} \end{aligned}$

Calculation based on ripple at PWM mode

With using the calculated value of C_{OUT} , the amount of ripple at the PWM mode can be shown as Equation 5 and Equation 6.

 $I_{L_PWM} = ((V_{IN_MAX}-V_{OUT}) / L) \times V_{OUT} / V_{IN_MAX} / f_{OSC} - Equation 5$ $V_{OUT_PWM} = R_{COUT_ESR} \times (I_{L_PWM}) + (I_{L_PWM} / 2) / f_{OSC} / C_{OUT_EFF} - Equation 6$

 I_{L_PWM} : Maximum current of inductor V_{OUT_PWM} : Maximum output ripple

Ripple at the PWM mode must be set to become 10 mV to 15 mV or less. If it is over the target value, the output capacitance must be calculated by Equation 7.

COUT_EFF = (IL_PWM / 2) / fosc / (VOUT_PWM - RCOUT_ESR × (IL_PWM)) Equation 7

Then, the output capacitance (effective value) can be calculated by substituting each parameter to Equation 7.

$$\begin{split} C_{\text{OUT_EFF}} &= 0.557 \text{ A} \, / \, 2 \, / \, 1000 \text{ kHz} \, / \, (10 \text{ mV} - 3 \text{m} \, \Omega \ \times 0.557 \text{ A}) \\ &= 33.46 \text{ uF} \end{split}$$

It is recommended that the output capacitance is set to become equal or over the effective value calculated by Equation 4 and Equation7.

The output capacitance (effective value), which is derated depending on the DC voltage applied, can be calculated by Equation 8. Refer to *"Capacitor Manufacture's Datasheet"* for details about derating.

Cout_EFF = Cout_set × (Vco_AB - Vout) / Vco_AB ······Equation 8

 C_{OUT_SET} : Output capacitor's spec V_{CO_AB} : Capacitor's voltage rating

With using Equation 8, the effective value is calculated to become 33.46 μ F or more. The output voltage (C_{OUT}) can be shown as below when V_{CO_AB} is 16 V.

$$\begin{split} &Cout_set > Cout_eff \ / \ ((V_{CO_AB} - V_{OUT}) \ / \ V_{CO_AB}) \\ &Cout_set > 33.46 \ \mu F \ / \ ((16 - 3.3) \ / \ 16) \\ &Cout > 42.15 \ \mu F \end{split}$$

As the calculated result, C_{OUT} selects a capacitor of 44 μ F (22 μ F × 2) (the effective value is 34.9 μ F).

Calculation based on ripple at VFM mode

With using the calculated value of C_{OUT} , the amount of ripple at the VFM mode can be shown as Equation 9 and Equation 10.

 $I_{L_VFM} = ((V_{IN_MAX}-V_{OUT}) / L) \times C_{OEF_TON_VFM} \times V_{OUT} / V_{IN_MAX} / f_{OSC} \cdots Equation 9$ $V_{OUT_VFM} = R_{COUT_ESR} \times (I_{L_VFM}) + C_{OEF_TON_VFM} \times (I_{L_VFM} / 2) / f_{OSC} / C_{OUT_EFF} \cdots Equation 10$

 $\label{eq:l_vfm} \begin{array}{l} I_{L_VFM}: Maximum \ current \ of \ inductor \\ C_{OEF_TON_VFM}: ON\ time \ scaling \ (multiples \ of \ PWM_ON \ time) \\ V_{OUT} \ v_{FM}: Maximum \ output \ ripple \end{array}$

C_{OEF_TON_VFM} can be calculated by 1.75 times (Typ.) as the design value. The ripple value can be calculated by substituting each parameter to Equation 9 and Equation 10.

$$\begin{split} I_{L_VFM} &= ((16 \text{ V} - 3.3 \text{ V}) \ / \ 4.7 \ \mu\text{H}) \times 1.75 \times 3.3 \text{ V} \ / \ 16 \text{ V} \ / \ 1000 \ \text{kHz} \\ &= 0.975 \ \text{A} \\ V_{\text{OUT_VFM}} &= 3 \ \text{m}\Omega \times 0.975 \ \text{A} + 1.75 \times (0.975 \ \text{A} \ / \ 2) \ / \ 1000 \ \text{kHz} \ / \ 34.9 \ \mu\text{F} \\ &= 27.36 \ \text{mV} \end{split}$$

 V_{OUT_VFM} must be set to become the target ripple value or less. If V_{OUT_VFM} is over the target value, the output capacitance must be calculated by Equation 11.


Cout_EFF = 1.75 × (IL_VFM / 2) / fosc / (Vout_VFM - RCOUT_ESR × (IL_VFM)) ······ Equation 11

<u>R1276S</u>

No. EA-404-201112

5. Designation of Phase Compensation

Since the current amplifier for the voltage feedback is output via the COMP pin, the phase compensation is achieved with using external components. The phase compensation is able to secure stable operation with using a ceramic output capacitor and the phase compensation circuit.



Connection Example for External Phase Compensation Circuit

Calculation of R_c

The phase compensation resistance (R_c) to set the calculated unity-gain frequency can be calculated by Equation 12.

 $R_{C} = 2 \times \pi \times f_{\text{UNITY}} \times V_{\text{OUT}} \times C_{\text{OUT_EFF}} / (g_{m_{ea}} \times V_{\text{REF}} \times g_{m_{pwr}}) \cdots Equation 12$

 g_{m_ea} : Error amplifier of g_m V_{REF} : Reference voltage (0.64 V) g_{m_pwr} : power level of g_m

 $\begin{array}{l} g_{m_pwr} \times \Delta V_S = \Delta I_L \\ g_{m_ea} \ / \ \Delta V_S = 0.05 \ \times \ 10 \ ^ (-6) \ \times \ f_{OSC} \ / \ V_{OUT} \\ g_{m_ea} \ \times \ g_{m_pwr} = 0.05 \ \times \ 10 \ ^ (-6) \ \times \ \Delta I_L \ \times \ f_{OSC} \ / \ V_{OUT} \end{array}$

 ΔV_S : Output amplitude of the slope circuit

 $R_{\rm C}$ can be calculated by substituting Equation 13 to Equation 12.

 $\begin{aligned} \mathsf{R}_{\mathsf{C}} &= 2 \times \pi \times \mathbf{f}_{\mathsf{UNITY}} \times \mathsf{V}_{\mathsf{OUT}} \times \mathsf{C}_{\mathsf{OUT_EFF}} / \left(\mathsf{V}_{\mathsf{REF}} \times 0.05 \times 10 \ ^{\circ}(\text{-}6) \times \Delta \mathsf{I}_{\mathsf{L}} \times \mathsf{f}_{\mathsf{OSC}} / \mathsf{V}_{\mathsf{OUT}}\right) \\ &= 2 \times \pi \times 100 \ \mathsf{kHz} \times 3.3 \ \mathsf{V} \times 34.9 \ \mu\mathsf{F} / \left(0.64 \times 0.05 \times 10 \ ^{\circ}(\text{-}6) \times 0.557 \mathsf{A} \times 1000 \ \mathsf{kHz} / 3.3 \ \mathsf{V}\right) \\ &= 13.4 \rightleftharpoons 12 \ \mathsf{k}\Omega \end{aligned}$

No. EA-404-201112

Calculation of C_C

 C_c must be calculated by Equation 14 so that the zero frequency of the error amplifier meets the highest pole frequency (f_{P_OUT}). Then, f_{P_OUT} = 4.28 kHz is determined by calculation of Equation 3.

 $C_{c} = 1 / (2 \times \pi \times R_{c} \times f_{P_{OUT}}) \cdots Equation 14$ $= 1 / (2 \times 3.14 \times 12 \text{ k}\Omega \times 4.28 \text{ kHz})$ $= 2.772 \doteqdot 3.3 \text{ nF}$

Calculation of C_{C2}

 C_{C2} can be calculated by two different calculation methods to vary from the zero frequency (fz_ESR) depending on the ESR of a capacitor. fz_ESR can be calculated by Equation 15.

 $f_{Z_ESR} = 1 / (2 \times \pi \times R_{COUT_ESR} \times C_{OUT_EFF})$ Equation 15 = 1519 kHz

[When the zero frequency is lower than $f_{\text{OSC}}\,/\,2]$

 C_{C2} sets the pole to $f_{\text{Z}_\text{ESR}}.$

C _{C2} = R _{COUT} ESR × C _{OUT} EFF / R _C ······Equation 1	$C_{C2} = R_{COUT ESR} \times$
--	--------------------------------

[When the zero frequency is higher than fosc / 2] $$C_{C2}$$ sets the pole to f_{OSC} / 2 so as to be a noise filter for the COMP pin.

 $f_{OSC} / 2 = 1 / (2 \times \pi \times R_C \times C_C2)$ $C_{C2} = 2 / (2 \times \pi \times R_C \times f_{OSC}) \cdots Equation 17$

In the reference example, Cc2 is used as the noise filter for the COMP pin because of being higher than fosc/2.

C_{C2} = 26.53 ≒ 22 pF

Calculation of C_{SPD}

 $C_{\mbox{\scriptsize SPD}}$ is set to the zero frequency to meet the unity-gain frequency.

 $\begin{aligned} & \text{R}_{\text{TOP}} = \text{R}_{\text{BOT}} \times (\text{V}_{\text{OUT}} / \text{V}_{\text{REF}} - 1) \\ & \text{C}_{\text{SPD}} = 1 / (2 \times \pi \times \mathbf{f}_{\text{UNITY}} \times \text{R}_{\text{TOP}}) \cdots \text{Equation 18} \\ & \text{When } \text{R}_{\text{BOT}} = 39 \text{ k}\Omega, \\ & \text{R}_{\text{TOP}} = 39 \text{ k}\Omega \times (3.3 \text{ V} / 0.64 \text{ V} - 1) \\ & = 162.1 \text{ k}\Omega \\ & \text{C}_{\text{SPD}} = 1 / (2 \times \pi \times 100 \text{ kHz} \times 162.1 \text{ k}\Omega) \\ & = 9.82 \ \approx \ 10 \text{ pF} \end{aligned}$

Cautions in Selecting External Components

Inductor

Choose an inductor that has small DC resistance, sufficient allowable current and is hard to cause
magnetic saturation. DC resistance affects efficiency. If the allowable current is insufficient and magnetic
saturation occurs, the current cannot be superimposed and the inductor may be destroyed. If the
inductance value is small, the peak current of LX may increase along with the load current. As a result,
the current limit circuit may start to operate when the peak current of LX reaches to "LX limit current".

Capacitor

- Choose a capacitor that has a sufficient margin to the drive voltage ratings with consideration of the DC bias characteristics and the temperature characteristics.
- The use of ceramic capacitors for C_{IN} and C_{OUT} is recommended although an electrolytic capacitor can be used. If using the electrolyte capacitor, select it with the lowest possible ESR with consideration of the allowable ripple current rating (I_{RMS}). I_{RMS} can be calculated by the following equation.

 $\mathsf{I_{RMS}} \ \doteq \ \mathsf{I_{OUT}}/\mathsf{V_{IN}} \times \sqrt{\{\mathsf{V_{OUT}} \times (\mathsf{V_{IN}} - \mathsf{V_{OUT}})\}}$

Electrolytic capacitors may have characteristics that ESR increases at low temperatures, use it with caution to the phase compensation, especially when using as a C_{OUT} .

THEORY OF OPERATION

MODE Pin Function

The R1276S operating mode is switched between the forced PWM mode and PLL_PWM mode, by a voltage or a pulse applied to MODE pin. The forced PWM mode is selected when the voltage of the MODE pin is 1.4 V or more, and the PWM works regardless of a load current. The PWM/VFM auto-switching mode is selected when it is 0.74 V or less, and control is switched between a PWM mode and a VFM mode depending on the load current. See "*Forced PWM mode and VFM mode*" for details. And see "*Frequency Synchronization Function*" for the operation on connecting an external clock.

Frequency Synchronization Function

The R1276S can synchronize to the external clock being inputted via the MODE pin, with using a PLL (Phaselocked loop). The forced PWM mode is selected during synchronization. The external clock with a pulse-width of 100 ns or more is recommended. The allowable range of oscillation frequency is 0.5 to 1.5 times of the set frequency, and the operating guaranteed frequency is in the 250 kHz to 1 MHz range⁽¹⁾. When starting up the device while the external clock is sent to the MODE pin, the device synchronizes to the external clock while starting up with soft-start. Be aware that if the voltage difference between input and output is reduced and the device goes into the maxduty or duty-over condition, the device starts operating at 1 to1/4 of the synchronous frequency and goes into the asynchronous condition with the MODE pin.

Duty-over

When the input voltage is reduced at cranking, the operating frequency is reduced until one-fourth of the set frequency with being linearly proportional to time in order to maintain the output voltage. Exploiting the ON duty to exceed the maxduty value at normal operation can make the differential between input and output voltages small. The duty over function operates when the minimum OFF time is detected at the set frequency and external synchronization frequency

UVLO (Undervoltage Lockout)

If the VCC pin voltage drops below the UVLO detection threshold of 3.3 V (Typ.) due to the input voltage drop, the R1276S turns the switching off to prevent the malfunction of the device. Due to the switching stop, the output voltage drops according to the load and C_{OUT} . If the VCC pin voltage rises above the UVLO threshold of 4.3 V (Typ.), the device restarts the operation with soft-start. For the R1276S, 4.5 V, the maximum UVLO release voltage, is a start-up voltage.

OVLO (Overvoltage Lockout)

If the input voltage rises above the OVLO detection threshold of 35 V (Typ.), the R1276S turns the switching off to prevent malfunctions of the device or damage on the transistor due to overvoltage. Due to the switching stop, the output voltage drops according to the load and C_{OUT} values. If the input voltage drops below the OVLO release threshold of 34 V (Typ.), the device restarts the operation with soft-start. Note that this function does not guarantee the operation above the absolute maximum ratings.

⁽¹⁾ The adjustable oscillation frequency range becomes 250 kHz \leq fosc \leq 600 kHz when 0.7 V \leq Vout < 3.3 V.


No. EA-404-201112

PGOOD (Power Good) Output

The power good function with using a NMOS open drain output pin can detect the following states of the R1276S. The NMOS turns on and the PGOOD pin becomes "Low" when detecting them. After the device returns to their original state, the NMOS turns off and the PGOOD pin outputs "High" (PGOOD Input Voltage: V_{UP}).


- CE = "Low" (Shut down)
- UVLO
- OVLO
- Thermal Shutdown
- Soft-start
- UVD
- OVD
- Hiccup-type Protection

The PGOOD pin is designed to become 0.25 V or less in "Low" level when the current floating to the PGOOD pin is 1 mA. The use of the PGOOD input voltage (V_{UP}) of 5.5 V or less and the pull-up resistor (R_{PG}) of 10 k Ω to 100 k Ω are recommended. If not using the PGOOD pin, connect it to "Open" or "GND".



Power Good Circuit

No. EA-404-201112



Rising / Falling Sequence of Power Good Circuit

<u>R1276S</u>

No. EA-404-201112

Under Voltage Detection (UVD)

The UVD function indirectly monitors the output voltage with using the FB pin. The PGOOD pin outputs "Low" when the UVD detector threshold is 90% (Typ.) of V_{FB} and V_{FB} is less than the UVD detector threshold for more than 15 μ s (Typ.). When V_{FB} is over 93% (Typ.) of 0.64 V, the PGOOD pin outputs "High" after delay time (Typ.120 μ s.). And, the hiccup-type overcurrent protection works when detecting a current limiting during the UVD detection.

Overvoltage Detection (OVD)

The OVD function indirectly monitors the output voltage with using the FB pin. Switching stops even if the internal circuit is active state, when detecting the overvoltage of V_{FB}. The PGOOD pin outputs "Low" when the OVD detector threshold is 110% (Typ.) of V_{FB} and V_{FB} is over the OVD detector threshold for more than 15 μ s (Typ.). When V_{FB} is under 107% (Typ.) of 0.64 V, the PGOOD pin outputs "High" after delay time (Typ.120 μ s.). Then, switching is controlled by normal operation.

Hiccup-type Overcurrent Protection

The hiccup-type overcurrent protection can work under the operating conditions that is the UVD can function during the current limiting. The hiccup type protection stops switching and releases the circuit after the protection delay time (Typ. 7.5 ms). Since this protection is auto-release, the CE pin switching of "Low"/"High" is unnecessary. When the output is shorted to GND, switching of "ON" / "OFF" is repeated until the shorting is released.

Minimum ON-Time

The minimum ON-time means the minimum time duration that the R1276S can turn the high-side transistor on during the oscillation period. The minimum on-time of the device (Typ. 70 ns) is determined by the internal circuit. The device cannot generate a pulse width that is less than the pulse width of minimum on-time. Therefore, when setting the output voltage and the oscillator frequency, be careful that the minimum step-down ratio [$V_{OUT} / V_{IN X}$ (1 / fosc)] is not less than the minimum on-time. If they are set to less than the minimum step-down ratio, the pulse skipping occurs, which outputs the V_{OUT} but increases the ripple current and the output voltage ripple.


Minimum OFF-Time

The minimum OFF-time means the minimum time duration that the R1276S can turn the high-side transistor off during the oscillation period. By the adoption of bootstrap method, the high-side transistor, which is used as the R1276S internal circuit for the minimum off-time, is used a NMOS. The voltage sufficient to drive the high-side transistor must be charged. Therefore, the minimum off-time is determined from the required time to charge the voltage. By the adoption of the frequency's reduction method by one-quarter of a set value (Min.), if the input-output difference voltage becomes small or load transients are caused, the OFF period can be caused once in four-cycle period of normal cycle. As a result, the minimum off-time becomes 120 ns (Typ.) substantially, and the maximum duty cycle can be improved.

No. EA-404-201112

Current Limit

The output current of the R1276S is limited by the current limit using a peak current method. The current limit is set to 4.2 A (Typ. DC value) and it is fixed inside the IC. The current limit circuit limits the current by monitoring the drain to source voltage of a high-side transistor. The transitional current limit of the inductor current is set to be higher than the DC value. The current limit of the device starts operating after the minimum on-time, so it has to be careful especially when the device is used close to the minimum on-time because the current limit will increase. The following diagram shows the relation between current limit and on-time using our evaluation board. The longer the on-time is, the more the current approaches the current limit value of 4.2 A (Typ. DC value).



R1276S Current Limit vs LX On-Time

No. EA-404-201112

Precautions for Operating in Low Input Voltage

When using the R1276S with $V_{IN} = 5$ V or less, the load current may be limited in following two cases.


First Case: The device designed to reach current limit by monitoring the voltage difference between VIN and LX. During the low input voltage operation, the driving capability of high-side transistor decreases, so the voltage difference between VIN and LX becomes larger with smaller output current. Therefore, the load current may be limited during the low input voltage operation.

Second Case: During the low input voltage operation, the duty-over function decreases the oscillator frequency. While the oscillator frequency is 1/4 of the set frequency, drawing the load current can cause a voltage difference between the input and output. These make the device to exit from duty-over condition, and as a result, the output voltage drops.

Both cases show that the current limit is depending on the input voltage and load current. Careful consideration is required when applying a heavy load while the input voltage is low. The following graph shows the relation between input voltage and load current.

If the BST voltage between BST and LX drops extremely, the device forcibly turns off the switching to charge the BST voltage to prevent malfunction of the logic circuit.

This may occur when V_{IN} is 4.5 V or less and it may affect the output voltage ripple. Also, if V_{IN} is less than 4.5 V and UVD is detected as the output voltage decreases, the hiccup-type overcurrent protection may work due to the protection function inside the IC.



Output Voltage Setting

The output voltage (V_{OUT}) can be set by adjustable values of R_{TOP} and R_{BOT} . The value of V_{OUT} can be calculated by Equation 1:

Vout = VFB × (RTOP + RBOT) / RBOT ····· Equation 1

For example, when setting $V_{OUT} = 3.3$ V and setting $R_{BOT} = 39$ k Ω , R_{TOP} can be calculated by substituting them to Equation 1. As a result of the Equation 2, R_{TOP} can be set to 162 k Ω .

To make 162 k Ω with using the E24 type resistors, the connecting use of 160 k Ω and 2 k Ω resistors in series is required. If the tolerance level of the set output voltage is wide, using a resistor of 160 k Ω to R_{TOP} can reduce the number of components. Rbot is recommended to be 39k Ω or less.

 $R_{TOP} = (3.3 \text{ V} / 0.64 \text{ V} - 1) \times 39 \text{ k}\Omega$

= 162 kΩ····· Equation 2


R1276S is designed assuming R_{TOP} and R_{BOT} resistance variation of \pm 1%

Oscillation Frequency Setting

Connecting the oscillation frequency setting resistor (R_{RT}) between the RT pin and GND can control the oscillation frequency in the range of 250 kHz to 1 MHz⁽¹⁾. For example, using the resistor of 60 k Ω can set the frequency of about 500 kHz.

The Electrical Characteristics guarantees the oscillation frequency under the conditions stated below for f_{OSC0} at $R_{RT} = 121 \text{ k}\Omega$ and f_{OSC1} at $R_{RT} = 29 \text{ k}\Omega$.

For the SSCG type (xxxC), an up-spreading modulation is used (Typ. +10%).



 $R_{RT} [K\Omega] = 34610 \times f_{OSC} [KHZ] \wedge (-1.023)$ R1276S Oscillation Frequency vs. Oscillation Frequency Setting Resistor

⁽¹⁾ The adjustable oscillation frequency range becomes 250 kHz \leq fosc \leq 600 kHz when 0.7 V \leq V_{OUT} < 3.3 V.


No. EA-404-201112

Soft-start Adjustment

The soft-start time is a time between a rising edge ("High" level) of the CE pin and the timing when the output voltage reaches the set output voltage. Connecting a capacitor (Css) to the CSS/TRK pin can adjust the soft-start time (tss) – provided the internal soft-start time of 500 μ s (Typ.) as a lower limit. The adjustable soft-start time (tss2) is 1.6 ms (Typ.) when connecting an external capacitor of 4.7 nF with the charging current of 2.0 μ A (Typ.) and 0.64 V (Typ.). If not required to adjust the soft-start time, set the CSS/TRK pin to "Open" to enable the internal soft-start time (tss1) of 500 μ s (Typ.). When a large-capacitance output capacitor is connected, the overcurrent protection may work due to an inflow of large current at startup. Thus, set a longer soft start time to reduce the amount of current and prevent from operating the protections due to the rapid startup.


R1276 may repeatedly restart by detecting an overcurrent at startup depending on conditions, set t_{SS} to 4 ms or more.

Each of soft-start time (tss1/ tss2) when CSS/TRK pin is set to "Open" is guaranteed under the conditions described in the chapter of "Electrical Characteristics".



 $\begin{array}{l} C_{SS}\left[nF\right]=\left(t_{SS}-t_{VO_S}\right)/\left.0.64\times2.0\right.\\ t_{SS}\text{: Soft-start time (ms)}\\ t_{VO_S}\text{: Time period from}\\ CE=\text{``High'' to VOUT's rising}\\ (Typ.\ 0.160\ ms) \end{array}$

Soft-start Time Adjustment Capacitor vs Soft-start Time




Soft-start Sequence

No. EA-404-201112

Tracking Function

Applying an external tracking voltage to the CSS/TRK pin can control the soft-start sequence – provided that the lowest internal soft-start time is limited to 500 μ s (Typ.). Since V_{FB} becomes nearly equal to V_{CSS/TRK} at tracking, the complex start timing and soft-start can be easily designed. The available voltage at tracking is between 0 V and 0.64 V. If the tracking voltage is over 0.64 V, the internal reference voltage of 0.64 V is enabled. Also, an arbitrary falling waveform can be generated by reducing V_{CSS/TRK} to 0.64 V (Typ.) or less, because the R1276S supports both of up- and down- tracking.



Tracking Sequence

Reverse Current Limit


The reverse current limit starts operating when the reverse current flowing through the low-side transistor exceeds the set reverse current threshold. It turns off the low-side transistor to control the reverse current. The reverse current limit is 1.7 A (Typ.). This function operates when the output voltage is pulled up more than the set output voltage due to short-circuiting.

SSCG (Spread Spectrum Clock Generator)

The SSCG function works for EMI reduction at the PWM mode. The function makes EMI waveforms decrease in amplitude to generate a triangle waveform within approximately +10.0% (Typ.) of the oscillator frequency (fosc). The modulation cycle is fosc / 128. SSCG is enabled only when MODE = High. SSCG is not effective when a clock is externally applied. The oscillator frequencies are not modulated during the soft-start and operates at the set frequency or external sync frequency.

Bad Frequency Protection (BADFREQ)

If a current equivalent to 4 MHz (Typ.) or more or 125 kHz (Typ.) or less is applied to the RT pin when the oscillator frequency setting resistor (R_{RT}) of the RT pin is in open / short, the R1276S will stop switching to protect the IC and will cause the internal state to transition to its state before the soft-start. The R1276S will restart under the normal control from the state of soft-start when recover after the abnormal condition.




BADFREQ Detection/ Release Sequence

Operation of Step-down DC/DC Converter

The basic operation of the step-down DC/DC converter is shown in the following figures.

This step-down DC/DC converter charges energy in the inductor while the high-side transistor turns on, and discharges the energy from the inductor when the high-side transistor turns off. This inductor reduces the energy loss to provide the lower output voltage (V_{OUT}) than the input voltage (V_{IN}).



Basic Circuit

Current Through Inductor

- Step1. When the high-side transistor turns on, current I_L (= i1) flows through the L to charge C_{OUT} and provide I_{OUT} . At this moment, I_L = i1 increases from I_{LMIN} of 0 to reach I_{LMAX} in proportion to the on-time period (tonhs) of the high-side transistor.
- Step2. When the high-side transistor turns off, the low-side transistor turns on in order to maintain I_L at I_{LMAX} , and current I_L (= i2) flows.

Step3. When MODE = L (VFM/PWM Auto-switching mode),

 I_L (= i2) decreases gradually and reaches $I_L = I_{LMIN} = 0$, the low-side transistor turns off. This case is called as discontinuous mode. The VFM mode is switched when R1276S goes to the discontinuous mode. If the output current is increased, a time period of toFFHS runs out prior to reach of $I_L = I_{LMIN} = 0$. The result is that the high-side transistor turns on and the low-side transistor turns off in the next cycle. This case is called continuous mode.

When MODE = H (Forced PWM mode), MODE = External Clock (PLL_PWM mode),

Since the continuous mode works at all time, the low-side transistor turns on until going to the next cycle. That is, the low-side transistor must keep "On" to meet $I_L = I_{LMIN} < 0$, when reaches $I_L = I_{LMIN} = 0$.

In the PWM mode, the output voltage is maintained constant by controlling t_{ONHS} with the constant switching frequency (f_{OSC}).

<u>R1276S</u>

No. EA-404-201112

Forced PWM Mode and VFM Mode

The output voltage control methods are selectable between the PWM / VFM Auto-switching mode and the forced PWM mode by using the MODE pin.

Forced PWM Mode

The R1276S goes into the forced PWM mode by setting the MODE pin "High". The forced PWM mode operates at fixed switching frequency even during the light load in order to reduce noise. Therefore, when the output current (I_{OUT}) is $\Delta I_L/2$ or less, I_{LMIN} becomes "0" or less.


That is, the electric charge, which is charged to C_{OUT} , is discharged via transistor for the durations – when I_L reaches "0" from I_{LMIN} during the tonnes periods and when I_L reaches I_{LMIN} from "0" during toffhs periods.

But, pulses are skipped to prevent the overvoltage when high-side transistor is set to ON under the condition that the output voltage being more than the set output voltage.

VFM Mode

PWM / VFM Auto-switching mode is selected when setting the MODE pin to "Low". This mode can automatically switch from PWM to VFM to achieve a high-efficiency during light load conditions. By the VFM mode architecture, the high-side transistor is turned on for tones × 1.75 (typ.) at the PWM mode under the same condition as the VFM mode when the FB pin voltage drops below the internal reference voltage (Typ.0.64 V). After the On-time, the high-side transistor is turned off and the low-side transistor is turned on. When the inductor current of 0 A is detected, the low-side transistor is turned off and the switching operation is stopped (Both of hi- and low-side transistors are OFF). The switching operation restarts when the FB pin voltage becomes less than 0.64 V.

The On-time at the PWM mode is determined by a resistance, input and output voltages, which are connected to the RT pin. Refer to "*Calculation of VFM Ripple*" for detailed description on the On-time at the VFM mode.



No. EA-404-201112


Calculation of VFM Ripple

Calculation example of output ripple voltage (V_{OUT_VFM}) is described. V_{OUT_VFM} can be calculated by Equation 1. And, the maximum value of inductor current (I_{L_VFM}) can be calculated by Equation 2.

Vout_vfm = Rcout_esr × (IL_vfm) + Coef_ton_vfm × (IL_vfm_/ 2) / fosc / Cout_eff-------- Equation 1

 $I_{L_VFM} = ((V_{IN} - V_{OUT}) / L) \times C_{OEF_TON_VFM} \times V_{OUT} / V_{IN} / f_{OSC} \cdots Equation 2$

- Vout_vfm : Output ripple
- R_{COUT_ESR} : ESR of output capacitor
- $I_{\text{L_VFM}}$: Maximum current of inductor
- COEF_TON_VFM : Scaling factor of On-time Typ.1.75 times (Design value)
- $(V_{IN}-V_{OUT}) / L$: Slope of inductor current
- $C_{\text{OEF}_\text{TON}_\text{VFM}} \times V_{\text{OUT}} \ / \ V_{\text{IN}} \ / \ f_{\text{OSC}} : \text{On-time}$



Inductor Current Waveform at VFM Mode

No. EA-404-201112

Output voltage can be calculated by the following simple equation.

 $V_{OUT} = I \times T/C$

I : Current, C : Capacitance, T : Time

Since I is represented by $1/2 \times I_{L_VFM}$ as the average current, the time of current passing at the VFM mode can be expressed by the following equation.

 $T = C_{OEF_TON_VFM} / f_{OSC}$

And, the output ripple voltage (V_{OUT_VFM}) is superimposed a voltage for ESR × I, and Equation 1 is determined. But, ESR is so small that it may be ignored if ceramic capacitors are connected in parallel.

The amount of charge to the output capacitor can be calculated by Equation 3.

(High-side transistor On-time (T1) + Low-side transistor On-time (T2)) × Average amount of current Equation 3

Then, T1 and T2 can be calculated by the following equations, and the time of current passing can be determined.

$$\begin{split} T1 &= C_{\text{OEF}_\text{TON}_\text{VFM}} / \text{f}_{\text{OSC}} \times V_{\text{OUT}} / V_{\text{IN}} \cdots \cdots \text{ (On-time at VFM)} \\ T2 &= (V_{\text{IN}} / V_{\text{OUT}} - 1) \times T1 \text{ (0} = I_{L_\text{VFM}} - V_{\text{OUT}} / L \times T2) \end{split}$$

T = T1 + T2= VIN /VOUT × T1 = COEF_TON_VFM / fosc

And then, the amount of charge can be determined as Equation 4.

 $T \times I_{L_VFM} / 2 = C_{OEF_TON_VFM} / f_{OSC} \times I_{L_VFM} / 2$ Equation 4

With using above equations, the output ripple voltage (VOUT_VFM) can be calculated by Equation 5.

 $V = IT/C = C_{OEF_TON_VFM} / f_{OSC} \times I_{L_VFM} / 2 / C_{OUT_EFF}$ Equation 5

No. EA-404-201112

TECHNICAL NOTES


The performance of a power source circuit using this device is highly dependent on a peripheral circuit. A peripheral component or the device mounted on PCB should not exceed a rated voltage, a rated current or a rated power. When designing a peripheral circuit, please be fully aware of the following points. Refer to *PCB Layout* below.

- External components must be connected as close as possible to the ICs and make wiring as short as possible. Especially, the capacitor connected in between VIN pin and GND pin must be wiring the shortest. If their impedance is high, internal voltage of the IC may shift by the switching current, and the operating may be unstable. Make the power supply and GND lines sufficient.
- Place a capacitor (C_{BST}) as close as possible to the LX pin and the BST pin. If controlling slew rate for EMI, a resistor (R_{BST}) should be in series between the BST pin and the capacitor (C_{BST}).
- The tab on the bottom of the HSOP-18 package must be connected to GND when mounted on the board. To improve thermal dissipation on the multilayer board, secure the GND layer as large as possible and set via to release the heat to the other layer in the connecting part of the tab on the bottom.
- The NC pin must be set to "Open".
- The MODE pin requires the high voltages with the high stability when the forced PWM mode (MODE = "High") is enabled. If the voltage with the high stability cannot be applied, connection to the VCC pin as "High" level is recommended. Avoid the use of the MODE pin being "Open".
- If V_{OUT} is a minus potential, the setup cannot occur.
- Shorten the wiring between the Lx pin and the inductor so that the parasitic capacitance is not provided.
- It is recommended to place the input capacitor (C_{IN}) on the same side as the IC. If it is placed on the different side as the IC by using via, the noise may be increased due to the parasitic inductance component of via.
- Feedback the output voltage near the Cout.
- Place R_{TOP}, R_{BOT}, and C_{SPD} near FB pin and mount them at a position apart from the inductor, Lx pin, and BST pin to prevent the effect of noise.

No. EA-404-201112

PCB Layout

R1276S




No. EA-404-201112


TYPICAL CHARACTERISTICS

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.


1) FB Voltage










3) Soft-start Time Internally Fixed Soft-start Time (Css = Open)



1000 kHz (RT = 28.7 kΩ)










No. EA-404-201112

4) LX Limit Current
















<u>R1276S</u>


No. EA-404-201112

7) CE Input Voltage




8) Efficiency V_{OUT} = 3.3 V, f_{OSC} = 250 kHz







Nisshinbo Micro Devices Inc.




No. EA-404-201112













 $V_{OUT} = 6.5 V$, fosc = 500 kHz





 $V_{OUT} = 5.0 \text{ V}, \text{ fosc} = 500 \text{ kHz}$





No. EA-404-201112


















 $\begin{array}{l} V_{\text{OUT}}=3.3 \text{ V}, \text{ } V_{\text{IN}}=12 \text{ V}, \text{ } \text{fosc}=500 \text{ } \text{kHz} \\ \text{I}_{\text{OUT}}=1 \text{ A} \rightarrow 0.1 \text{ A}, \text{ } \text{Mode}=\text{L}, \text{ } \text{Tf}=1 \text{ } \text{A}/\mu\text{s} \end{array}$










No. EA-404-201112









-Vout

lout

4.8

4.7

100

200

300


400


Time [µs]

500


600


700






 $V_{OUT} = 3.3 \text{ V}, V_{IN} = 12 \text{ V}, f_{OSC} = 500 \text{ kHz}$ $I_{OUT} = 3 \text{ A} \rightarrow 0 \text{ A}, Mode = \text{H}, \text{Tf} = 1 \text{ A}/\mu\text{s}$







Nisshinbo Micro Devices Inc.

4.0

3.0

0.0 [A] 0.0 [A


4


3


2 1


0

No. EA-404-201112









Output Voltage V_{OUT} [V] 6 2 2 1 6 7

4.8

4.7

100

200

300


400

Time [µs]


500

600


700





Vout = 5.0 V, VIN = 12 V, fosc = 500 kHz $I_{OUT} = 3 A \rightarrow 0 A$, Mode = L, Tf = 1 A/µs •Vout lout



 $V_{OUT} = 5.0 \text{ V}, V_{IN} = 12 \text{ V}, f_{OSC} = 500 \text{ kHz}$ $I_{OUT} = 1 A \rightarrow 0.1 A$, Mode = H, Tf = 1 A/µs







Nisshinbo Micro Devices Inc.

4.0

3.0

1.0


0.0


700


2.0 ≤


Output Current IoUT |

No. EA-404-201112









Vout

lout

6.3

6.2

100

200

300


400

Time [µs]

500

600

700





Vout = 6.5 V, VIN = 12 V, fosc = 500 kHz $I_{OUT} = 1 A \rightarrow 0.1 A$, Mode = L, Tf = 1 A/µs


Vout

lout

Vout = 6.5 V, VIN = 12 V, fosc = 500 kHz $I_{OUT} = 3 A \rightarrow 0 A$, Mode = L, Tf = 1 A/µs











4.0


3.0


No. EA-404-201112





10) Load Regulation $V_{OUT} = 3.3 \text{ V}, \text{ fosc} = 500 \text{ kHz}, \text{ Mode} = L$























No. EA-404-201112





11) Line Regulation















6.45 6.43 0 1000 2000 3000 Output Current I_{OUT} [mA]












No. EA-404-201112





$V_{OUT} = 6.5 V$, fosc = 500 kHz, Mode = L







$V_{OUT} = 6.5 \text{ V}, \text{ fosc} = 500 \text{ kHz}, \text{ Mode} = H$








No. EA-404-201112



No. EA-404-201112

Test Circuit





Measurement Components of Typical Characteristics

Code (xxx)	F _{osc} [kHz]	V _{оит} [V]	L [µH]	С _{оυт} [µF]	C _{SPD} [pF]	R _{тоР} [kΩ]	R _{RT} [kΩ]	R _c [kΩ]	C _C [nF]	С _{С2} [pF]
001	250	3.3	15	200 (100×2)	100	162 (150+12)	121 (220‖270)	22	10	100
		5.0	22	200 (100×2)	100	267 (240+27)	121 (220‖270)	27	10	100
	500	3.3	10	66 (22×3)	22	162 (150+12)	56	22	3.3	33
		5.0	10	100	22	267 (240+27)	56	22	4.7	33
	1000	3.3	4.7	48.7 (22×2+4.7)	22	162 (150+12)	28.7 (220 33)	12	3.3	15
		5.0	4.7	48.7 (22×2+4.7)	22	267 (240+27)	28.7 (220 33)	12	3.3	15
002	500	6.5	15	147 (100+47)	22	357 (330+27)	56	22	4.7	33
004	250	0.7	3.3	430 (100+330)	1500	3.7 (2.2+1.5)	121 (220‖270)	5.1	47	150

R1276SxxxA/C Constant Table

II: Parallel connection

No. EA-404-201112

Symbol	Specification	Manufacture	Parts number	
Capacitor				
0	1.0 μF, 50 V, 125°C		CGA4J3X7R1H105K	
Cin	10 μF, 50 V, 125°C		CGA6P3X7S1H106K	
CBST	0.1 μF, 25 V, 125°C		CGA3E2X7R1E104K	
Cvcc	1.0 μF, 16 V, 125°C	ТРИ	CGA3E1X7R1V105K	
	4.7 μF, 25 V, 125°C	- TDK	CGA5L1X7R1E475K	
	22 μF, 16 V, 125°C		CGA6P1X7R1C226M	
Соит	47 μF, 16 V, 125°C		CGA9N3X7R1C476M	
	100 μF, 16 V, 125°C		CKG57NX7S1C107M	
Inductor				
	3.3 μH, 5.0 A		CLF7045T-3R3-D	
	4.7 μH, 5.4 A		CLF10040T-4R7N-D	
L	10 μH, 6.7 A	TDK	CLF12555T-100M-D	
	15 μH, 5.4 A		CLF12555T-150M-D	
	22 µH, 4.2 A		CLF12555T-220M-D	

Measurement Components of Typical Characteristics

POWER DISSIPATION

HSOP-18

 $(Ta = 25^{\circ}C, Tjmax = 125^{\circ}C)$

Ver. C

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

Item	Measurement Conditions		
Environment	Mounting on Board (Wind Velocity = 0 m/s)		
Board Material	Glass Cloth Epoxy Plastic (Four-Layer Board)		
Board Dimensions	76.2 mm × 114.3 mm × 0.8 mm		
Copper Ratio	Outer Layer (First Layer): Less than 95% of 50 mm Square Inner Layers (Second and Third Layers): Approx. 100% of 50 mm Square Outer Layer (Fourth Layer): Approx. 100% of 50 mm Square		
Through-holes	φ 0.3 mm × 21 pcs		


Measurement Conditions


Measurement Result

Item	Measurement Result		
Power Dissipation	3100 mW		
Thermal Resistance (θja)	θja = 32°C/W		
Thermal Characterization Parameter (ψjt)	ψjt = 8°C/W		

θja: Junction-to-Ambient Thermal Resistance

wjt: Junction-to-Top Thermal Characterization Parameter






Power Dissipation vs. Ambient Temperature

Measurement Board Pattern

PACKAGE DIMENSIONS

HSOP-18

Ver. A





- 1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
- 2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of our company.
- 3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
- 4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our company's or any third party's intellectual property rights or any other rights.
- 5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
- 6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
- 7. Anti-radiation design is not implemented in the products described in this document.
- 8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
- 9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
- 10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact our sales or our distributor before attempting to use AOI.
- 11. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.

NSSHNBO

Nisshinbo Micro Devices Inc.

Official website

https://www.nisshinbo-microdevices.co.jp/en/ Purchase information https://www.nisshinbo-microdevices.co.jp/en/buy/