

20-Output PCIe Gen 1, 2 ,3, 4 and 5 Buffer with Ultra-Low Additive Jitter

Features

- Fully Compliant with PCIe 1, 2, 3, 4 and 5 **Specifications**
- 20 Low-Power Push-Pull HCSL PCIe Outputs
- Ultra-low additive jitter: 10fs maximum
- Supports clock frequencies from 0 to 250MHz
- Supports 3.3V power supplies
- Embedded Low Drop Out (LDO) Voltage regulator provides superior Power Supply Noise Rejection
- Maximum output to output skew of 50ps
- SMBus Interface
- Eight OE pins
- Embedded series terminations adjusted for 100Ω differential transmission line
- Transparent for Spread-Spectrum Clock

ZL40293LDG1 72 pin QFN Trays
ZL40293LDF1 72 pin QFN Tape

Tape and Reel

Ordering Information

Package size: 10 x 10 mm

-40C to +85C

Applications

- PCI Express generation 1/2/3/4/5 clock distribution
- Intel QPI
- **Servers**
- Storage and Data Centers
- Switches and Routers

Figure 1. Functional Block Diagram

Table of Contents

Microsemi

a Microchip company

List of Figures

List of Tables

Pin Diagram

The device is packaged in a 10x10mm 72-pin QFN.

Figure 2. Pin Diagram

Pin Descriptions

The I/O column uses the following symbols: I – input, I_{PU} – input with 120k Ω internal pull-up resistor, I_{PD} – input with 300kΩ internal pull-down resistor, O – output, I/O – Input/Output Drain pin, NC-No connect pin, P – power supply pin, . ITRI – Tri-level input pin biased to VDD/2 by internal 120k Ω pull-up and 120k Ω pull-down resistor.

a **Wichochip** company

Power and Ground

16

Data Sheet

Functional Description

The ZL40293 is an ultra-low additive jitter, low power 1 to 20 fanout buffer which is fully compliant with PCIe Gen 1, 2, 3, 4 and 5 Standards.

The device operates from 3.3V+/-5% supply as per Intel spec. Its operation is guaranteed over the industrial temperature range -40°C to +85°C.

Clock Inputs

The following blocks diagram shows how to terminate different signals fed to the ZL40293 inputs.

The device input can be fed with transmission lines of any impedance. Examples below show only 50 Ω single ended, 85 Ω differential and 100 Ω differential which are the most common ones in practice. [Figure 3](#page-7-2) and [Figure 4](#page-8-1) show how to terminate the input when driven from a push-pull and traditional HCSL drivers respectively.

[Figure 5 s](#page-8-2)hows how to terminate a single ended output such as LVCMOS. This example assumes 50 Ω transmission line which is the most common for single ended CMOS signaling. Resistors R1 and R2 are chosen to provide 50 Ω termination and proper biasing and Ro + Rs ideally should be 50 Ω so that the transmission line is terminated at both ends with its characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance, the value of series resistor R_S should be increased. This will reduce the voltage swing at the input but this should be fine as long as the input voltage swing requirement is not violated [\(Figure 5\)](#page-8-2). The source resistors of Rs = 270Ω could be used for standard LVCMOS driver. This will provide 516mV of voltage swing for 3.3V LVCMOS driver with load current of $(3.3 \text{V}/2)$ * $(1/(270 \Omega + 50 \Omega)) = 5.16 \text{mA}$.

For optimum performance both differential input pins (_p and _n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.

Figure 3. Input driven by a push-pull differential output

Figure 4. Input driven by an HCSL output

Figure 5. Input driven by a single ended output

Clock Outputs

Differential outputs have embedded termination resistors as shown in [Figure 6.](#page-8-3) This provides significant saving relative to traditional current based HCSL outputs which require four resistors per differential pair (80 resistors for 20 outputs).

Figure 6. Terminating differential outputs.

Termination of unused outputs

Unused outputs should be left unconnected.

Power Supply Filtering

Each power pin (VDDA and VDD) should be decoupled with 0.1µF capacitor with minimum equivalent series resistance (ESR) and minimum series inductance (ESL). For example, 0402 X5R Ceramic Capacitors with 6.3V minimum rating could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise from adjacent digital components on the board each power supply could be further insulated with low DC resistance ferrite bead with two capacitors. The ferrite bead will also insulate adjacent component from the noise generated from the device. Following figure shows recommended decoupling.

Figure 7. Power Supply Filtering

OE# and Output Enables (Control Register)

Each output can be individually enabled or disabled by SMBus control register bits or via OE# pin. The OE# pins are asynchronous asserted-low signals. The Output Enable bits in the SMBus registers are active high and are set to enable by default.

OE# pins are mapped to CK[12:5] outputs.

Note that the logic level for assertion or de-assertion is different in software than it is on hardware. This follows hardware default nomenclature for communication channels (e.g., output is enabled if OE# pin is pulled low) and still maintains software programming logic (e.g., output is enabled if OE register is true).

Refer to [Table 2](#page-9-5) for the truth table for enabling and disabling outputs via hardware and software. Note that both the control register bit must be a '1' AND the OE# pin must be a '0' for the output to be active.

Table 2 OE Functionality

OE# Assertion (Transition from '1' to '0')

All differential outputs that were disabled are to resume normal operation in a glitch free manner. The latency from the assertion to active outputs is 0 - 10 CK clock periods.

OE# De-Assertion (Transition from '0' to '1')

The impact of de-asserting OE# is each corresponding output will transition from normal operation to disabled in a glitch free manner. A minimum of four valid clocks will be provided after the de-assertion of OE#. The maximum latency from the de-assertion to disabled outputs is 10 CK clock periods.

PWRGD / PWRDN#

PWRGD is asserted high and de-asserted low. De-assertion of PWRGD (pulling the signal low) is equivalent to indicating a powerdown condition. PWRGD (assertion) is used by the ZL40293 to sample initial configurations such as SA selections.

After PWRGD has been asserted high for the first time, the pin becomes a PWRDN# (Power Down) pin which is used to disable (drive low/low) all clocks cleanly and instruct the device to invoke power savings mode. PWRDN# is a completely asynchronous active low input. When entering power savings mode, PWRDN# should be asserted low prior to shutting off the input clock or power to ensure all clocks shut down in a glitch free manner. When PWRDN# is de-asserted high, all clocks will start and stop without any abnormal behavior and will meet all AC and DC parameters.

The assertion and de-assertion of PWRDN# is asynchronous.

Disabling of the CK_IN input clock prior to assertion of PWRDN# is an undefined mode and not recommended. Operation in this mode may result in glitches.

PWRDN# Assertion

When PWRDN# is sampled low by two consecutive rising edges of CK#, all differential outputs will be disabled on the next CK# high to low transition.

Figure 8. PWRDN# Assertion

PWRGD Assertion

PWRGD to the clock buffer should not be asserted before V_{DD} reaches V_{DDmin} . Prior to V_{DDmin} it is recommended to hold PWRGD low (less than 0.5 V)

Figure 9. PWRGD and V_{DD} Relationship diagram

The power-up latency Tstable is to be less than 1.8 ms. This is the time from the valid CLK_IN input clocks and the assertion of the PWRGD signal to the time that stable clocks are output from the buffer chip. All differential outputs stopped in a disabled condition resulting from power down must be driven high in less than 300 μs of PWRGD assertion to a voltage greater than 200 mV.

Figure 10. PWRGD Assertion

Programming via SMBus

The address selection is done via SA_0 and SA_1 tri-level hardware pins, which select the appropriate address for the device. The two tri-level input pins that can configure the ZL40293 to nine different addresses (refer to [Table 15](#page-19-2) for VIL Tri, VIM Tri, VIH Tri signal level).

Table 4 SMBus Address Table

SMBus Byte Read/Write

Reading or writing a register in a SMBus slave device in byte mode always involves specifying the register number.

Read. The standard byte read is as shown in [Figure 11.](#page-12-2) It is an extension of the byte write. The write start condition is repeated then the slave device starts sending data and the master acknowledges it until the last byte is sent. The master terminates the transfer with a NAK then a stop condition. For byte operation, the 2*7th bit of the command byte must be set. For block operations, the $2*7th$ bit must be reset. If the bit is not set, the next byte must be the byte transfer count.

Figure 11. SMBus Byte Read

Data Sheet

Write. [Figure 12](#page-13-1) illustrates a simple typical byte write. For byte operation the 2^{*7th} bit of the command byte must be set. For block operations, the $2*7th$ bit must be reset. If the bit is not set the next byte must be the byte transfer count. The count can be between 1 and 32. It cannot be zero or exceed 32.

Figure 12. SMBus Byte Write

SMBus Block Read/Write

Read. After the slave address is sent with the r/w condition bit set, the command byte is sent with the MSB = 0. The slave Ack's the register index in the command byte. The master sends a repeat start function. After the slave Ack's this the slave sends the number of bytes it wants to transfer (>0 and <33). The master Ack's each byte except the last and sends a stop function.

Figure 13. SMBus Block Read

Write. After the slave address is sent with the r/w condition bit not set, the command byte is sent with the MSB = 0. The lower seven bits indicate what register to start the transfer at. If the command byte is 00h, the slave device will be compatible with existing block mode slave devices. The next byte of a write must be the count of bytes that the master will transfer to the slave device. The byte count must be greater than zero and less than 33. Following this byte are the data bytes to be transferred to the slave device. The slave device always acknowledges each byte received. The transfer is terminated after the slave sends the Ack and the master sends a stop function.

Figure 14. SMBus Block Write

Register Map

Table 5 Byte 0: Output Enable

Table 6 Byte 1: Output Enable Control Register

Table 7 Byte 2: Output Enable Control Register

Table 8 Byte 3: OE# Pin Realtime Readback Control Register

Table 9 Byte 4: Reserved Control Register

Table 10 Byte 5: Vendor/Revision Identification Control Register

Table 11 Byte 6: Device ID Control Register

Table 12 Byte 7: Byte Count Register

AC and DC Electrical Characteristics

Absolute Maximum Ratings

Table 13 Absolute Maximum Ratings*

* Exceeding these values may cause permanent damage

* Functional operation under these conditions is not implied

* Voltages are with respect to ground (GND) unless otherwise stated

1. Maximum VIH is not to exceed maximum VDD.

2. Human body model.

3. Consult manufacturer regarding extended operation in excess of normal DC operating parameters.

Current Consumption

Table 14 Current Consumption

1. VDD = 3.3V + 5%
2. Device operating in active mode (Pin PWRGD/PWRDN_N = 1) with all 20 CK_xP/N outputs enabled (all OE_xN pin = 0, all OCR1, OCR2, OCR3 register
OEx bits = 1)

3. Device operating in active mode (Pin PWRGD/PWRDN_N = 1) with all 20 CK_xP/N outputs disabled (all OCR1, OCR2, OCR3 register OEx bits = 0)

4. Device operating in low power mode (Pin PWRGD/PWRDN_N=0)

DC Electrical Specification

Table 15 DC Operating Characteristics*

* Voltages are with respect to ground (GND) unless otherwise stated

1 For parasitic simulation use IBIS model.

Power Noise Tolerance

Table 16 Power Noise Tolerance*

* The device meets all specification in the presence of noise specified in this table

1 Jitter and electrical characteristics are met with specified AC noise present on any of the power pins. 2 Over the specified frequency range, a single sinusoid tone should be assumed swept as the worst case.

3 Maximum measured frequency for VDD was 650kHz and for VDD_A the maximum frequency was 900kHz due to limitation of the test setup.

PCIe Electrical Characteristics

PCIe measurement are related only to ZL40293 device. Test setup is shown [Figure 20.](#page-23-2)

* Values are over Recommended Operating Conditions
(0) Output differential swing is calculated as V_{SW} = V_{OH}-V_{OL} It should not be confused with V_{SW} = 2 * (V_{OH}-V_{OL}) used in some datasheets

(1) Measurement taken from single ended waveform

(2) Measurement taken from differential waveform.

(3) Measured from -150 mV to +150 mV on the differential waveform (derived from CK minus CK#) The signal must be monotonic through the
The 300 measurement region for rise and fall time. The 300 mV measurement window is cen

(4) Measured at crossing point where the instantaneous voltage value of the rising edge of CK equals the falling edge of CK# . Se[e Figure 15](#page-22-0)

(5) Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. Se[e Figure 15.](#page-22-0)

(6) This requirement, from PCI Express Base Specification, Revision 4.0 is applicable only to clock generators and not to buffers. A clock buffer is a transparent
device whose output clock period follows the input clock pe

Defined as the maximum instantaneous voltage including overshoot. See Figure 15.

(8) Defined as the minimum instantaneous voltage including undershoot. Se[e Figure 15.](#page-22-0)

(9) Defined as the total variation of all crossing voltages of Rising CK and Falling CK# This is the maximum allowed variance in VCROSS for any particular system. Se[e Figure 16.](#page-22-1)

(10) The PPM requirement from PCIe Express Base Specification, Revision 4.0 is related to clock generation devices. This requirement is not applicable to buffers
because buffer's output frequency accuracy is identical to t

(11) TSTABLE is the time the differential clock must maintain a minimum ±150 mV differential voltage after20 rising/falling edges before it is allowed to droop
back into the VRB ±100 mV differential range. See Figure 19.

Table 18 Skew and Jitter Performance

1. Measured into AC test load as per [Figure 20 .](#page-23-2)

2. Measured from differential crossing point to differential crossing point. 3. Input-to-output specs refer to the timing between an input edge and the specific output edge created by it.

Figure 16. Single-Ended Measurement Points for Delta Cross Point

Figure 19. Differential Measurement Points for Ringback

Figure 20. PCIe Test Circuit

Input Clock Requirements

Table 19 Differential Input Clock AC Characteristics

SMBus Electrical Characteristics

Microsemi a **Wichochip** company

1. 3V to 5V ±10% 2. Rise and fall time is defined as follows:

TR = (VIL,MAX – 0.15) to (VIH,MIN + 0.15) TF = (VIH,MIN + 0.15) to (VIL,MAX - 0.15)

3. Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.

Figure 21. SMBus Timing

Table 21 10x10mm QFN Package Thermal Properties

(1) Theta-JA (JA) is the thermal resistance from junction to ambient when the package is mounted on a 4-layer JEDEC standard test board and dissipating maximum power

(2) Theta-JP (θ_{JP}) is the thermal resistance from junction to the center exposed pad on the bottom of the package)

Data Sheet

Package Outline

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 **Outside the USA**: +1 (949) 380-6100 **Sales**: +1 (949) 380-6136 **Fax**: +1 (949) 215-4996

E-mail[: sales.support@microsemi.com](mailto:sales.support@microsemi.com)

© 2019 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation, a wholly owned subsidiary Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California. Learn more at [www.microsemi.com.](file://///stove/windowsusers$/Chris.duQuesnay/My%20Documents/Appnotes/Microsemi/Redwood/Redwood_jitter/www.microsemi.com)

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.