PREPARED BY: DATE
S. Sadamils .. Dec. 8. 2009
APPROVED BY: DATE
7 J. Mahmuchi Dec 8. 2009

CO

SHARP

MOBILE LIQUID CRYSTAL
DISPLAY GROUP
SHARP CORPORATION
SPECIFICATION

SPEC No.	LCY-09033B
FILE No.	
ISSUE:	Dec. 8. 2009
PAGE:	44 pages

MOBILE LIQUID CRYSTAL DISPLAY DIVISION II

DEVICE SPECIFICATION FOR

Control IC of TFT-LCD

Type No. LQ0DZC2291

CUSTOMER'S APPROVAL	
DATE	
<u>BY</u>	PRESENTED BY TAKAAKI IEMOTO Department Assistant General manager Engineering Department 3 Mobile Liquid Crystal Display Division II Mobile Liquid Crystal Display Group SHARP CORPORATION

RECORDS OF REVISION

Type No: LQ0DZC2291

SPEC No.	Date	NO.	PAGE	SUMMARY	NOTE
LCY-09033A	2009. 06.05		-	-	1st Issue
LCY09033B	2009.12.8		22	Connection of terminal STHR/STHL and LCD.	2 nd Issue

Note: In this ASIC Specification, binary notation, decimal notation and hexadecimal notation are described according to the rules below.

Binary notation: Double quotation marks are used, e.g., "111000" or "1001". Otherwise, 'b' is appended, e.g., 111000b.

Hexadecimal notation: '0x' is used, e.g., 0x3F or 0x2D. Otherwise, 'H' is appended, e.g., 20H or 1000H. Decimal notation: Unless binary notation and hexadecimal notation are used, decimal notation is used.

- CONTENTS -

 Over\ 	view and Features of Product	3
1.1.	Product Overview	3
1.2.	Main Features	3
1.3.	Block diagram	3
2. Pin D	escription	5
2.1.	Pin Layout	5
2.2.	Pin Settings	7
3. Absolute	e Maximum Ratings	8
4. Electrica	al Specification	8
4.1. Rec	ommended Operating Range	8
4.2. DC	Electrical Specification	9
4.3. AC I	Electrical Specification	9
	- Map	
6. Cond	itions for Input Signal	11
6.1.	Conditions for Image Signal Input	
6.2.	Horizontal timing 1 HENAB = Active input	
6.3.	Horizontal timing 2 HENAB = Fixed to Lo	
6.4.	Vertical timing 1 HENAB = Active input	
6.5.	Vertical timing 2 HENAB = Fixed to Lo	
6.6.	Horizontal/Vertical Data Capture Position	
7. Serial	I Input Conditions (I2C)	
7.1.	Protocol	
7.2.	Serial Interface AC Characteristics	16
7.3.	Instruction to Write/Read to/from ASIC	
8. Desci	ription of Function and Supported Register	
8.1.	Outline of Loading	
8.2.	Description of Register Regarding Loading	
9. Powe	r ON Sequence	
	ormat	
	Run Display	
11.1.	Overview of FreeRun Display	21
11.2.	Conditions for Transition to FreeRun	
11.3.	Conditions for Recovery from FreeRun	
12. Horiz	ontal/Vertical Reverse Display	
	Independent Gamma Correction	
13.1.	Overview of RGB Independent Gamma Correction	
13.2.	Description of Register Regarding RGB Independent Gamma Correction	
13.3.	Flow of Use of Independent Gamma Function	
14. EEPF	ROM	
14.1.	EEPROM	24
14.2.	Recommended EEPROM	
14.3.	Description of Register Regarding EEPROM	
14.4.	How to Write/Read to/from EEPROM	
14.5.	ROM_Map of EEPROM	
	rol of D/A Converter (hereinafter referred to as "DAC")	
15.1.		

15.2.	Recommended Component for DAC	26
15.3.	Description of Register Regarding DAC Control	26
15.4.	Actual Usage	27
16. Contro	ol of A/D Converter (hereinafter referred to as "ADC")	28
16.1.	Overview of ADC Control	28
16.2.	Recommended Component for ADC	28
17. Output	t I/F to LCD	29
17.1.	Example of Horizontal Timing	29
17.1.1.	Horizontal Timing for Horizontal Resolution 800 Dots (WVGA)	29
17.1.2.	Horizontal Timing for Horizontal Resolution 480 Dots (WEGA1/WEGA2)	30
17.1.3.	Horizontal Timing for Horizontal Resolution 400 Dots (WQVGA)	31
17.2.	Example of Vertical Timing	32
17.2.1.	Vertical Timing for Vertical Resolution 480 Lines (WVGA)	32
17.2.2.	Vertical Timing for Vertical Resolution 240 Lines (WQVGA/WEGA2)	34
17.2.3.	Vertical Timing for Vertical Resolution 272 Lines (WEGA1)	36
18. Cautions	s on storage	37
18.1. Stor	age environment	37
18.2. Stor	age methods	37
18.3. Lon	g-term storage	37
19. Recomn	nended soldering condition of infrared reflow	39
20. Outline	drawings	40
21. Marking		41
22. Tray cor	ntainer	42
23.Packing	outline drawing	43
24 Carton		11

1. Overview and Features of Product

1.1. Product Overview

This product is a timing controller for liquid crystal module to display four kinds of resolutions, i.e., WVGA ($800RGB[H] \times 480[V]$, WQVGA ($400RGB[H] \times 240[V]$), WEGA1 ($480RGB[H] \times 272[V]$) and WEGA2 ($480RGB[H] \times 240[V]$). Moreover, RGB independent gamma can be controlled by adding external EEPROM. This controller has an auto-loading function. After resetting, the controller reads the register set values/independent gamma parameters from the external EEPROM and works according to the set values.

1.2. Main Features

- a) Timing controller (for WVGA, WQVGA, WEGA1 and WEGA2) contained
- b) ROMOFF setting (It can be specified whether external EEPROM should be disabled or enabled.)
- c) HSY/VSY input monitoring function. ("Free Run" is shown when HSY/VSY has not yet been input and when an error has been occurred in input.)
- d) Free Run Display (Blue background screen 1H = 1200 clk or more/1V = 700 Lines or more)
- e) Horizontal/vertical reverse display available.
- f) Independent gamma setting (supported only for ROMOFF = 0)
- g) External D/A Converter 8ch control output supported (only for ROMOFF = 0)
- h) External A/D Converter 2ch control output supported (only for ROMOFF = 0)
- i) Internal register control with I2C (only for ROMOFF = 0)

1.3. Block diagram

Figure 1-1 shows a simplified block diagram of LQ0DZC2291.




Figure 1-1: Simplified Block Diagram of LQ0DZC2291

Overview of block diagram is described below.

(1) Input I/F

Receives 18-bit parallel data input externally and passes it to the image processing block stated below. Waveform shaping (Hsy/Vsy phase difference absorption), pulse noise elimination (pulse of 2 clk or less) from control signal and synchronization signal input judgment are performed here.

(2) Blue background display

A block to generate the blue background display when Input I/F of (1) has judged that there is no synchronization signal input.

(3) Gamma correction

The gamma correction function allows to process input video data per RGB data and adjust the gamma curve per R, G and B. (This is available only for ROMOFF = '0'.)

(4) T-CON

A block of timing controller to drive a panel of four kinds of resolutions, i.e., WVGA, WQVGA, WEGA1 and WEGA2.

(5) LUT/Reg_Loader

A block to read a data from the external EEPROM, which is connected to have an initial value of an ASIC's internal register and internal LUT, and to update the data for the register and LUT.

(6) DAC Ctrl

External D/C converter can be connected and controlled to set up the liquid crystal display gradation and specify the COM signal. In this block, a control signal to DAC is generated to control DAC.

(7) ADC Ctrl

External A/D converter can be connected and controlled. This block receives a signal from ADC and stores a data in the internal register of ASIC. Thermistor and photo sensor can be connected and monitored, by way of example.

2. Pin Description

2.1. Pin Layout

Table 2-1 describes all the pins.

Table 2-1: Pin Description

Table 2-1: Pin Description							
PIN No. I/O Attribute Pin Name Power			_	Description of Function	Operation when it is not be used		
1	_	VDD					
2	- 1	IG0		Green data input pin (LSB)			
3	I	IG1		Green data input pin			
4	I	IG2		Green data input pin			
5	I	IG3		Green data input pin			
6	I	IG4		Green data input pin			
7	I	IG5		Green data input pin (MSB)			
8	I	IB0		Blue data input pin (LSB)			
9	I	IB1		Blue data input pin			
10	_	IB2		Blue data input pin			
11	_	IB3		Blue data input pin			
12	_	IB4		Blue data input pin			
13	_	IB5		Blue data input pin (MSB)			
14	ld	ROMOFF		Setting whether external EEPROM should be disabled or enabled			
15	lu	VRVC		Vertical scan reversal			
16	lu	HRVC		Horizontal scan reversal			
17	ld	SMC		ASIC test pin	OPEN/GND		
18	ld	GMDSEL		Gate start pulse output setting			
19	0	SOUT		ASIC test pin	OPEN		
20	1	TMC		ASIC test pin	OPEN/GND		
21			OPEN/GND				
22	lu	VSY Vertical synchronization signal input pin					
23	ld	HENAB	, , , , , ,				
24	lu	HSY		Horizontal synchronization signal input pin			
25	_	VDD					
26	_	GND					
27	ı	DCLK		Clock input pin			
28	_	GND					
29	lsu	FRESET		ASIC reset pin			
30	-	VDD		, tere recet p			
31	ld	S SEL		Source driver setting pin			
32	Id	G SEL		Gate driver setting pin			
33	Id	DSEL1		Resolution setting pin 1			
34	Id	DSEL2		Resolution setting pin 2			
35	Id	TEST1		ASIC test pin	GND		
36	_	GND					
37	lou	SERDIO	3mA	Serial data I/O pin	OPEN		
38	lu	SERCK	J.11// 1	Serial clock input pin	OPEN/VDD		
39	0	ADCCK	3mA	ADC clock output pin	OPEN		
40	0	ADCCS	3mA	ADC chip select output pin	OPEN		
41			ADC control data output pin	OPEN			
42	_	· · ·		ADC data input pin	OPEN/VDD		
43	0	DACDI	···		OPEN		
44	<u> </u>		DAC load output pin	OPEN			
45	lOu	DACCK	3mA	DAC clock output pin	OPEN		
46	- -	GND	O111/ (Dr. to diodit output pin	OI LIT		
47	0	ROMCK	3mA	EEPROM clock output pin	OPEN		
48	0	ROMWC	3mA	EEPROM write protect output pin	OPEN		
49	lOu	ROMDIO	3mA	EEPROM data I/O pin	OPEN		
50	- -	GND	JIIIA	LEI ROM data 1/0 pin	OI LIN		

PIN No.	I/O Attribute	Pin Name	Drive Power	Description of Function	Operation when it is not be used
51	- VDD				
52	O OR0		6mA	Red data output pin (LSB)	
53	0	OR1	6mA	Red data output pin	
54	0	OR2	6mA	Red data output pin	
55	0	OR3	6mA	Red data output pin	
56	0	OR4	6mA	Red data output pin	
57	0	OR5	6mA	Red data output pin (MSB)	
58	_	GND			
59	0	OG0	6mA	Green data output pin (LSB)	
60	0	OG1	6mA	Green data output pin	
61	0	OG2	6mA	Green data output pin	
62	0	OG3	6mA	Green data output pin	
63	0	OG4	6mA	Green data output pin	
64	0	OG5	6mA	Green data output pin (MSB)	
65	_	VDD			
66	0	OB0	6mA	Blue data output pin (LSB)	
67	0	OB1	6mA	Blue data output pin	
68	0	OB2	6mA	Blue data output pin	
69	0	OB3	6mA	Blue data output pin	
70	0	OB4	6mA	Blue data output pin	
71	0	OB5	6mA	Blue data output pin (MSB)	
72	_	GND			
73	Ю	STHR	6mA	* ¹ Start pulse I/O signal	
74	Ю	STHL	6mA	* ¹ Start pulse I/O signal	
75	_	VDD			
76	_	GND			
77	0	CLK	12mA	Source driver sampling clock	
78	_	GND			
79	0	STB	6mA	Source driver latch pulse output	
80	0	REV	6mA	Source driver polarity reversal control output	
81	0	FS REVO	6mA	* Offset cancel / COM polarity reversal signal output	
82	0	LBR	3mA	Source driver horizontal reversal control output	
83	Ю	GSPOI MODE	2 3mA	* Gate start pulse / Gate mode setting pin	
84	0	R/L	3mA	Gate driver vertical reversal control output	
85	Ю	GSPIO SPS	3mA	* Gate start pulse	
86	0	GOE MODE	1 3mA	* Gate driver control output	
87	0	GCK CLS	3mA	* Gate driver shift clock	
88	I	TEB		ASIC test pin	VDD
89	ld	TEST2		ASIC test pin	GND
90			3mA	Full gate output ON setting output	OPEN
91			3mA	Power supply circuit control output	
92	92 O G_SLP		3mA	Gate slope control pin	OPEN
93					
94	4 I IR0			Red data input pin (LSB)	
95	I	I IR1		Red data input pin	
96	I	IR2		Red data input pin	
97	I	IR3		Red data input pin	
98	ĺ	IR4		Red data input pin	
99	I	IR5		Red data input pin (MSB)	
100	_	GND			

I: Input pin O: Output pin IO: I/O pin d: Pull-down for input pin u: Pull-up for input pin su: Schmitt input pin

^{* &}lt;sup>1</sup> Table 12-3 on page 22.

^{*2} Refer to Table 2-2 on page 10.

2.2. Pin Settings

Table 2-2 describes the pin settings.

Table 2-2: Pin Settings

Pin name	Function						
0 051 (*)	Source setting pin						
S_SEL (*)	For how to set this pin, ask the person in charge of Sharp Corporation.						
0.051.7*	Gate setting pin						
G_SEL (*)	For how to set this pin, ask the person in charge of Sharp Corporation.						
VDVC	Gate driver scan direction setting						
VRVC	Refer to Chapter 11 "Horizontal/Vertical Reverse Display".						
HRVC	Source driver scan direction setting						
HRVC	Refer to Chapter 11 "Horizontal/Vertical Reverse Display".						
	Gate start pulse output setting						
GMDSEL	Lo: Normal mode						
	Hi: Interlacing two-pulse mode						
D_SEL1 (*)	Input resolution switch setting pin Resolution D_SEL1 D_SEL2						
	WVGA 0 0						
	WQVGA 1 0						
D_SEL2 (*)	WEGA1 0 1						
	WEGA2 1 1						
ROMOFF (*)	EEPROM setting pin Lo: EEPEOM is enabled. Hi: EEPEOM is disabled.						
	If ROMOFF is set to '1', this ASIC is used as a timing controller. Therefore, register control, DAC control, etc. cannot be performed.						
	Reset pin (Lo-Active)						
FRESET	* Time constant shall be 10 ms or less. Refer Figure 2-1.						

Do not change any setting of pins marked with *, after the ASIC power supply turns ON.




Figure 2-1 FREST Time Constant

3. Absolute Maximum Ratings

Table 3-1: Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V_{DD}	-0.5 to +4.6	V
Input voltage	Vı	-0.5 to +4.6	V
Output voltage	Vo	-0.5 to +4.6	V
Operating temperature	T _A	-40 to +85	°C
Storage temperature	T _{stg}	-65 to +150	°C

4. Electrical Specification

4.1. Recommended Operating Range

Table 4-1: Recommended Operating Range

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage*1	V_{DD}		2.7	3.15	3.6	V
Ambient temperature	T _A		-40		85	°C
Input voltage, high*1	V _{IH}		2.00		V_{DD}	V
Input voltage, low* 1	V _{IL}		0		0.8	V
Positive trigger voltage	V_P		1.4		2.4	V
Negative trigger voltage	V_N	Schmitt Buffer	0.8		1.6	V
Hysteresis voltage	V _H		0.3		1.5	V
Input rise time	t _{ri}		0		200	ns
Input fall time	t _{fi}		0		200	ns
Input rise time	t _{ri}	0.1	0		10	ms
Input fall time	t _{fi}	Schmitt Buffer	0		10	ms

^{*} The following Supply voltage conditions operate.

Condition1

Parameter	Symbol	Min.	Тур.	Max.	Unit			
Supply voltage	V_{DD}	3.0		3.6	V			
Input voltage, high	V _{IH}	0.7V _{DD}		V_{DD}	V			
Input voltage, low	V _{IL}	0		$0.3V_{DD}$	V			

Condition2

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	V_{DD}	2.7		3.0	V
Input voltage, high	V _{IH}	0.75V _{DD}		V_{DD}	V
Input voltage, low	V_{IL}	0		0.25V _{DD}	V

4.2. DC Electrical Specification

Table 4-2: DC Electrical Specification

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Static current consumption	I _{DDS}	V _I =V _{DD} or GND			300	μΑ
Off-state output current	l _{oz}	V ₀ =V _{DD} or GND			±10	μΑ
Output short-circuit current	Ios	V ₀ =GND			-250	mA
Input leakage current	I _I	V _I =V _{DD} or GND			±1.0	μΑ
	I _I	V _I =GND (pull-up 50kΩ)	-28	-83	-190	μΑ
	II	$V_I=V_{DD}$ (pull-down 50k Ω)	28	83	190	μΑ
Pull-up resistor (50k Ω)	R _{PU}	V _I =GND	18.9	39.8	107.1	kΩ
Pull-down resistor (50k Ω)	R _{PD}	V _I =V _{DD}	18.9	39.8	107.1	kΩ
Output current,low	I _{OL}	V _{OL} =0.4V (I _{OL} =3mA type)	3.0			mA
		V _{OL} =0.4V (I _{OL} =6mA type)	6.0			mA
		V _{OL} =0.4V (I _{OL} =12mA type)	12.0			mA
Output current,high	I _{OH}	V _{OH} =2.4V (I _{OL} =3mA type)	-3.0			mA
		V _{OH} =2.4V (I _{OL} =6mA type)	-6.0			mA
		V _{OH} =2.4V (I _{OL} =12mA type)	-12.0			mA

4.3. AC Electrical Specification

Table 4-3: AC Electrical Specification

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Output rise time	t _r	Output buffer C _L =15pF	2		10	ps
Output fall time	t _r	Output buffer C _L =15pF	2		10	ps

5. Register Map

Table 5-1 shows the register map list of LQ0DZC2291.

Table 5-1: Register Map List

					Table 5-1. R	egister Map L	ISt			
	address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Initial value
*	00h				da_0d	h[7:0]				0000_0000b
*	01h				da_1d	h[7:0]				0000_0000b
*	02h				da_2c	h[7:0]				0000_0000b
*	03h				da_3d	h[7:0]				0000_0000b
*	04h				da_4d	h[7:0]				0000_0000b
*	05h				da_5d	h[7:0]				1111_111b
*	06h				da_6d	h[7:0]				0111_1000b
*	07h				da7d	h[7:0]				0000_0000b
*	08h				henal	o[7:0]				1100_0010b
*	09h	-				venab	[7:0]			0010_0011b
*	0Ah			-			rsel	vrvc	hrvc	0000_0000b
*	0Bh					stb_hl[6:0]				0100_0101b
*	0Ch				gck_h	ıl[7:0]				1010_1010b
*	0Dh	-				slp_ctrl[6:0]				0100_0011b
*	0Eh	gamma_enb				-				0000_0000b
*	0Fh				te	st				0000_0000b
*	10h				te	st			T	0000_0000b
0	20h				rom_ac					
0	21h				rom_da	ata[7:0]			T	
0	22h							r_read	r_write	
0	23h				te					
0	24h				te					
0	25h				te	st				
	001	.								
\triangle	30h				-				allon	
\triangle	31h				-				als	
\Diamond	32h	ready			-	-4		jinput	jenable	
\triangle	33h				te					
\Diamond	34h				adc_c					
\Diamond	35h				adc_c	วลเล2				

★: Register for auto-loading

als register value 0: Inaccessible.

als register value 1: Write/Read can be done from a host.

O: Register not for auto-loading

als register value 0: Inaccessible

als register value 1: Write/Read can be done from a host.

 \triangle : Register not for auto-loading

Regardless of the als register value, Write/Read can be done.

♦: Read-Only register

Regardless of the als register value, Read only can be done.

6. Conditions for Input Signal

6.1. Conditions for Image Signal Input

Table 6-1 to Table 6-4 and Figure 6-1 to Figure 6-4 show the input range specifications for the WVGA, WQVGA, WEGA1 and WEGA2 modes. Also, Table 6-5 shows the horizontal/vertical display data capture position list in the WVGA, WQVGA, WEGA1 and WEGA2 display modes.

Table 6-1: WVGA Input Timing Specifications

WVGA [D_SEL1=0, D_SEL2=0]

ITE	M	Symbol	Min.	Тур.	Max.	UNIT	Remark
	Frequency	tCLK	26.62	33.26	34.60	MHz	Frequency:1/(tV/tH(clk))
DCLK	Hi Time	tWCH	5	-	-	ns	
	Low Width	tWCL	5	-	-	ns	
Data[I* 0-5]	Setup time	tDS	5	-	-	ns	
טמנמןו ט-טן	Hold time	tDH	5	-	-	ns	
	Cycle	tH(t)	31.45	31.75	38.46	μs	
Hsy		tH(clk)	1024	1056	1088	ck	
•	Pulse Width	tHPW	5	-	tH-5	ck	
Vsy	Cycle	tV	520	525	635	line	
vsy	Pulse Width	tVPW	2	-	TV-2	line	
frame rate		fV	50	60	60	Hz	
Horizontal display perio	d	tHA	-	800	-	ck	
Hsy DCLK phase deffe	erence	tHC	A-8	Α	A+8	ns	A=tWCH(1/2(DCLK))
Hsy_Vsy phase deffere	nce	tVH	-10	0	10	ck	
Vertical fromt porch		tVFP	5	-	-	line	
Vertical back porch		tVBP	-	35	-	line	In case ROMOFF='1'
vertical back policii		IVDF	10	28	35	line	In case ROMOFF='0'
Vertical display porch		tVA	-	480	-	line	
	Setup time	tES	5	-	-	ns	
Enable signal[HENAB]	Hold time	tEH	5	-	-	ns	
	Pulse Width	tEP	-	800	-	ck	
Horizontal front porch		tHFP	2	-	-		
Harizantal dienlay eterti	na position	tHBP	-	194	-		*1
Horizontal display starti	ng position	tHBP	20	-	222	ck	*2

^{*1:} This spec is appied for HENAB Lo mode and W/O EEPROM mode

Table 6-2: WQVGA Input Timing Specifications

WQVGA [D SEL1=1, D SEL2=0]

	ГЕМ	Symbol	Min.	Тур.	Max.	UNIT	Remark
	Frequency	tCLK	6.96	7.99	9.19		Frequency:1/(tV/tH(clk))
DCLK	Hi Time	tWCH	5	-	-	ns	
	Low Width	tWCL	5	-	-	ns	
Data[I* 0-5]	Setup time	tDS	5	-	-	ns	
Dala[i U-J]	Hold time	tDH	5	-	-	ns	
	Cycle	tH(t)	61.3	63.6	70.5	μs	
Hsy	Сусіе	tH(clk)	491	508	563	ck	
	Pulse Width	tHPW	5	-	TH-5	ck	
Vov	Cycle	tV	258	262	284	line	
Vsy	Pulse Width	tVPW	2	-	TV-2	line	
frame rate		fV	50	60	60	Hz	
Horizontal display pe	riod	tHA	-	400	-	ck	
Hsy_DCLK phase de	fference	tHC	A-8	Α	A+8	ns	A=tWCH(1/2(DCLK))
Hsy_Vsy phase deffe	erence	tVH	-10	0	10	ck	
Vertical fromt porch		tVFP	5	-	-	line	
Vartical back parch		4\ /DD	-	20	-	line	In case ROMOFF='1'
Vertical back porch		tVBP	9	-	20	line	In case ROMOFF='0'
Vertical display porch)	tVA	-	240	-	line	
	Setup time	tES	5	-	-	ns	
Enable signal[HENAl	Hold time	tEH	5	-	-	ns	
~ -	Pulse Width	tEP	-	400	-	ck	
Horizontal front porch	1	tHFP	2	-	-		
Harizantal dianlay ata	erting position	tHBP	-	87	-		*1
Horizontal display sta	irung position	tHBP	20	-	126	ck	*2

^{*1:} This spec is appied for HENAB Lo mode and W/O EEPROM mode

^{*2:} This spec is applied for HENAB active mode or W/EEPROM mode

^{*2:} This spec is applied for HENAB active mode or W/EEPROM mode

Table 6-3: WEGA1 Input Timing Specifications

WEGA1 [D_SEL1=0, D_SEL2=1]

ITE	M	Symbol	Min.	Тур.	Max.	UNIT	Remark
	Frequency	tCLK	8.58	9.70	10.99	MHz	Frequency:1/(tV/tH(clk))
DCLK	Hi Time	tWCH	5	-	-	ns	
	Low Width	tWCL	5	-	-	ns	
Data[I* 0-5]	Setup time	tDS	5	-	-	ns	
Dala[i U-0]	Hold time	tDH	5	-	-	ns	
	Cycle	tH(t)	58.8	64.1	66.5	μs	
Hsy	-	tH(clk)	571	622	646	ck	
	Pulse Width	tHPW	5	-	tH-5	ck	
Vsy	Cycle	tV	283	312	344	line	
vsy	Pulse Width	tVPW	2	-	TV-2	line	
frame rate		fV	50	50	60	Hz	
Horizontal display perio		tHA	-	480	-	ck	
Hsy_DCLK phase deffe	rence	tHC	A-8	Α	A+8	ns	A=tWCH(1/2(DCLK))
Hsy_Vsy phase deffere	nce	tVH	-10	0	10	ck	
Vertical fromt porch		tVFP	2	-	-	line	
Vertical back porch		tVBP	•	31	-	line	In case ROMOFF='1'
vertical back policii		LVDF	9	-	41	line	In case ROMOFF='0'
Vertical display porch		tVA	•	272	-	line	
	Setup time	tES	5	-	-	ns	
Enable signal[HENAB]	Hold time	tEH	5	-	-	ns	
<u> </u>	Pulse Width	tEP	-	480	-	ck	
Horizontal front porch	·	tHFP	2	-	-		
Horizontal display starti	na position	tHBP	-	116	-		*1
Honzoniai dispiay starti	ng position	tHBP	20	-	164	ck	*2

Table 6-4: WEGA2 Input Timing Specifications

WEGA2 [D_SEL1=1, D_SEL2=1]

WEGAL [B_GEE1-1, E							r
ITE	IVI	Symbol	Min.	Typ.	Max.		Remark
	Frequency	tCLK	8.35	9.59	11.17	MHz	Frequency:1/(tV/tH(clk))
DCLK	Hi Time	tWCH	5		-	ns	
	Low Width	tWCL	5	-	-	ns	
Data[I* 0-5]	Setup time	tDS	5	-	-	ns	
Data[i 0-5]	Hold time	tDH	5	-	-	ns	
	Cycle	tH(t)	61.3	63.6	70.5	μs	
Hsy		tH(clk)	589	610	685	ck	
	Pulse Width	tHPW	5		TH-5	ck	
Vsy	Cycle	tV	258	262	284	line	
vsy	Pulse Width	tVPW	2	-	TV-2	line	
frame rate		fV	50	60	60	Hz	
Horizontal display perio	d	tHA	-	480	-	ck	
Hsy DCLK phase deffe	rence	tHC	A-8	Α	A+8	ns	A=tWCH(1/2(DCLK))
Hsy_Vsy phase deffere	nce	tVH	-10	0	10	ck	
Vertical fromt porch		tVFP	2	-	-	line	
Vertical back porch		tVBP	-	20	-	line	In case ROMOFF='1'
vertical back porch		LVDF	9	•	20	line	In case ROMOFF='0'
Vertical display porch		tVA	•	240	-	line	
	Setup time	tES	5	-	-	ns	
Enable signal[HENAB]	Hold time	tEH	5	•	-	ns	
	Pulse Width	tEP	-	480	-	ck	
Horizontal front porch		tHFP	2	-	-		
Horizontal display starti	na nosition	tHBP	-	104	-		*1
i ionzoniai dispiay starti	ng position	tHBP	20	-	152	ck	*2

^{*1:} This spec is appied for HENAB Lo mode and W/O EEPROM mode

^{*1:} This spec is applied for HENAB Lo mode and W/O EEPROM mode *2: This spec is applied for HENAB active mode or W/EEPROM mode

^{*2:} This spec is applied for HENAB active mode or W/EEPROM mode

6.2. Horizontal timing 1 HENAB = Active input




Figure 6-1: WVGA/WQVGA/WEGA1/WEGA2 Input Data Format (HENAB active/horizontal timing)

"InData" above shows the image signal bus of IR0-5, IG0-5 and IB0-5 collectively. This applies to any "InData" after this.

6.3. Horizontal timing 2 HENAB = Fixed to Lo




Figure 6-2: WVGA/WQVGA/WEGA1/WEGA2 Input Data Format (HENAB_Lo fixed/horizontal timing)

6.4. Vertical timing 1 HENAB = Active input




Figure 6-3: WVGA/WQVGA/WEGA1/WEGA2 Input Data Format (HENAB active/vertical timing)

6.5. Vertical timing 2 HENAB = Fixed to Lo




Figure 6-4: WVGA/WQVGA/WEGA1/WEGA2 Input Data Format (HENAB_Lo fixed/vertical timing)

6.6. Horizontal/Vertical Data Capture Position

Table 6-5: Horizontal/Vertical Data Capture Position in WVGA/WQVGA/WEGA1/WEGA2 Display Mode

HENAB input type	ROMOFF setting	tHBP	tVBP
F:	0	А	В
Fixed to Lo	1	Each condition for input signal tHBP	Each condition for input signal tVBP
A . C	0	DENAB ↑	В
Active input	1	DENAB ↑	Each condition for input signal tVBP

A: Decided according to a henab register set value.

B: Decided according to a venab register set value.

7. Serial Input Conditions (I2C)

7.1. Protocol

Figure 7-1 shows the protocol for I2C used for LQ0DZC2291.




Figure 7-1: I2C Protocol

7.2. Serial Interface AC Characteristics

Figure 7-2 and Table 5-1 show the specifications for AC characteristics of I2C serial I/F.





Figure 7-2: AC Specifications for Serial I/F

Table 7-1: AC Specifications for Serial I/F

Table 7-1. AC Specific	T TOTAL	Oction i/i		
Item	Symbol	Min.	Max.	Unit
Clock frequency	fSCK		400	kHz
Data clock "Hi" time	tHIGH	600		ns
Data clock "Lo" time	tLOW	1200		ns
Clock rise time	tR1		40	ns
Clock fall time	tF1		40	ns
Data rise time	tR2		40	ns
Data fall time	tF2		40	ns
Input data setup time	tDlsu	100		ns
Input data hold time	tDlhd	0		ns
Output data hold time	tDOhd	200		ns
Output data delay time	tpd	200	900	ns
Start condition setup time	tTAsu	600		ns
Start condition hold time	tTAhd	600		ns
Stop condition setup time	tTOsu	600	-	ns
Bus release time before transfer start	tBUF	1300		ns
Writing time	tW		10	ms

7.3. Instruction to Write/Read to/from ASIC

Figure 7-3 shows how to Write/Read to/from ASIC with I2C of LQ0DZC2291.



* DEV_SEL of this ASIC is "1000111".

Figure 7-3: How to Write/Read with I2C

8. Description of Function and Supported Register

8.1. Outline of Loading

This ASIC can transfer the initial values of ASIC's internal register and the parameters for gamma correction, which are stored in EEPROM, to ASIC, when external EEPROM is connected and the ROMOFF pin is set to "0". Transfer EEPROM data from EEPROM into ASIC's internal register and LUT is referred to as "loading" in this document. There are two types of loading in this ASIC, as described below.

(1) Initial loading

This refers to transferring a data in EEPROM as ASIC's initial value into the internal register and LUT after canceling ASIC reset (FREST). This allows to fix an initial operation of ASIC.

(2) Auto-loading

For address 0x31[0]:als = '0', this ASIC transfers a data in EEPROM into ASIC's internal register and LUT once a 64V period.

For the ASIC's internal register, all the registers are not always loaded from EEPROM. Refer to the register map of Table 5-1 and Table 8-1 below and check whether the register should be loaded or not.

Table 8-1: Enabling/Disabling Loading and Access from Host

	bing Loading and 7 toocoo in	
	ALS="0"	ALS="1"
Register to be loaded	Access prohibited	Write/Read can be done
(Marked with ★ in the register map)		
Register not to be loaded	Access prohibited	Write/Read can be done
(Marked with ○ in the register map)		
Register not to be loaded	Write/Read can be done	Write/Read can be done
(Marked with \triangle in the register map)		
Read-Only register	Read can be done	Read can be done
(Marked with ♦ in the register map)		

8.2. Description of Register Regarding Loading

Table 8-2 shows the registers regarding loading.

Table 8-2: Registers Regarding Loading

address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Initial value
31h	<u> </u>			-				als	xxxx_xxx0b
	als=0 als=1	Auto-loading of Auto-loading of					led is prohibite	d.	
32h	ready						jinput	jenable	
	ready	Hi: Initial EEP	ROM loading o	ompleted.					
		Lo: Initial EEP	ROM loading i	n process.					
	jinput	Hi: When HSY Lo: At a norma	//VSY has not y						
	jenable	Hi: When Hen		•					

9. Power ON Sequence

Figure 9-1 below shows the power ON sequence.




Figure 9-1: Power ON Sequence

Procedure:

- (1) When ASIC has turned on, change the reset pin (FRESET) of this ASIC from "Lo" to "Hi" and cancel the reset.
- (2) When the reset has been cancelled, ASIC loads the initial values of internal register and LUT from EEPROM (for a maximum period of approximately 2 V).
 - * In this period, access with I2C from an external CPU to a register to be loaded is prohibited. When making access, check that the ready register is "1" (i.e., initial loading has been completed).
- (3) Power ON sequence starts with VsyActive immediately after DCON has become "Hi".
- (4) REV reversal starts according to the Vsy(6) timing. (Polarity reversal starts.)
- (5) Data output starts according to the Vsy(7) timing.
- (6) The liquid crystal display enters a normal operation state at Vsy(8).

10. I/O Format

Table 10-1 below describes the registers regarding I/O of timing controller (T-CON).

Table 10-1: Registers for I/O format

001			h	nah[7,0]			T	0040 0044
08h 09h	_		ne	enab[7:0] vena	ab[5:0]			0010_0011 0010_0011
henab venab Available only whe	Vertic	al display start	art position specifi position specified		IABLE signal is	s fixed to Lo.		
0Ah			-		rsel	vrvc	hrvc	0000_0000
rsel, vrvc ,hrvc Refer to "Chapter OBh		direction chang /ertical Reverse		stb_hl[6:0]				0100_0101
Refer to "Chapter	12: Horizontal/V	ertical Reverse				arge share time	e is adjusted.	0100_0101
Refer to "Chapter 0Bh stb_I	12: Horizontal/V	ertical Reverse	e Display".			arge share time	e is adjusted.	0100_0101 1010_1010
Refer to "Chapter OBh stb_I Refer to the set va	12: Horizontal/V Adjus alues listed in Ta	etment of STB in the street of	Display". n Hi period. Pulse	width of STB is a		arge share time	e is adjusted.	

★: Auto-loading register

For the initial setting of stb_hl / gck_hl / slp_ctrl when ROMOFF = '0' has been specified, refer to Table 10-2.

Table 10-2: Setting for stb_hl / gckhl / slp_ctrl

	stb_hl	gck_hl	slp_ctrl
WVGA	69	70	67
WQVGA	16	40	16
WEGA1	20	49	19
WEGA2	20	49	19

Perform the gate driver pulse output setting through the GMDSEL pin. Refer to Table 10-3.

Table 10-3: Gate Start Pulse Output Setting

GMDSEL Pin	Gate start pulse output setting
0	Normal mode
1	Interlacing two-pulse mode

11. FreeRun Display

11.1. Overview of FreeRun Display

This ASIC shows the blue background stored internally when a synchronization signal (Hsy/Vsy) input externally has been disappeared.

11.2. Conditions for Transition to FreeRun

This ASIC counts Hsy/Vsy input externally. If the conditions below are met, this ASIC shows the blue background judging that there is no external input or an input error has occurred.

A value of clk of $1H \ge 1200$ clk A value of clk of $1H \le tHA$

The number of lines of $1V \ge 700$ lines The number of lines of $1V \le tVA$

11.3. Conditions for Recovery from FreeRun

The ASIC counts Hsy/Vsy input externally in the FreeRun state. When the conditions below have been met and the same count value is obtained twice continuously, the ASIC shows the external input signal display judging that there is an external input.

(tHA < a value of clk of 1H < 1200 clk) & the same count value obtained twice continuously (tVA < the number of lines of 1V < 700 line) & the same count value obtained twice continuously

12. Horizontal/Vertical Reverse Display

This ASIC can reverse the display horizontally/vertically. The source/gate driver scan direction is set through an input pin, i.e., the HRCV pin/VRVC pin, or a register. The settings are described below.

Table 12-1: Horizontal/Vertical Reverse Display Settings

With or without ROM	ROM	OFF='0'	ROMOFF='1'
EEPROM setting		1 (4)	
0x0a rsel value	rsel='0'	rsel='1'	
Gate/source scan	15 pin VRVC/	0x0a	15pin VRVC/
direction setting	16 pin HRVC	vrvc/hrvc register value	16pin HRVC

Table 10-2: Register Regarding Horizontal/Vertical Reverse Display

	address	bit7	—	bit6		bit5		bit4		bit3		bit2	bit1		bit0	 Initial value	
*	0Ah					-						rsel	vrvo	;	hrvc	0000_0000b	
	rsel											y the input y the regis			nd HRVC. c and hrvc.		
	vrvc		If the	e rsel reg	ister v	value is '	1', the	e vertica	al reve	erse displ	lay is	set.					
	hrvc		If the	e rsel reg	ister v	value is '	1', the	e horizoi	ntal re	everse di	splay	is set.					

The HRVC pin/hrvc register setting and the I/O of LBR/STHR/STHL are shown below.

Table 12-3: I/O Related to Horizontal Reverse Display

HRVC pin/ hrvc register	LBR	STHR	STHL
0	0	Input	Output
1	1	Output	Input

*Please confirm the I/O relation described in specifications of LCD, and connect it with LQ0DZC2291.

The VRVC pin/vrvc register setting and the I/O of RL/GSPOI_MODE2/GSPIO_SPS are shown below.

Table 12-4: I/O Related to Vertical Reverse Display

		G_SEL='0'		G_SEL='1'					
VRVC/	D/I	GSPOI_	GSPIO_	D/I	GSPOI_	GSPIO_			
vrvc register	R/L	MODE2	SPS	R/L	MODE2	SPS			
		Output	Input	4	Output	Output			
0	0	(GSPOI)	(GSPIO)	1	(MODE2)	(SPS)			
	4	Input	Output		Output	Output			
1	1	(GSPOI)	(GSPIO)	0	(MODE2)	(SPS)			

13. RGB Independent Gamma Correction

13.1. Overview of RGB Independent Gamma Correction

By mapping an input 6-bit data to a 8-bit signal based on the parameter stored in EEPROM, the 6-bit data is converted into 8-bit data in ASIC. This allows to control the gamma characteristics of input data per R, G and B independently. This ASIC is for 6-bit liquid crystal panel. So, the data is converted into 8-bit data in a pseudo way by the FRC technology and is displayed on the 6-bit panel. For turning ON/OFF the independent gamma conversion, refer to the register Map. (This is available only for ROMOFF = '0'.)

13.2. Description of Register Regarding RGB Independent Gamma Correction

Table 13-1 shows the register regarding RGB independent gamma correction.

Table 13-1: Register Regarding RGB Independent Gamma Correction

	address	bit7	bit6		bit5		bit4		bit3	bit2		bit1		bit0	L	Initial value
*	0Eh	gamma_en							-						I	0***_***b
	gamma_en		Setting to t gamma_er gamma_er	n='0': I	ndepen	dent g	jamma c	orrec	tion is di		amma	a correction	on is	omitted.)		

13.3. Flow of Use of Independent Gamma Function

As described above, the independent gamma parameters are loaded from EEPROM. Those independent gamma parameters are stored in the 192 addresses from 0x40 to 0xFF in EEPROM. Therefore, to use the independent gamma function, (1) write the set values corresponding to input gradations in advance and (2) store the data of 0x80 in the address 0x0E (gamma_enb) where is an auto-loading area in EEPROM.

14. EEPROM

14.1. EEPROM

When using this ASIC, "256word×8bitEEPROM" can be connected externally. Connect it to Pin (47: ROMCK, 48: ROMWC, 49: ROMDIO) of ASIC. This allows to load the ASIC register set values and independent gamma parameters from EEPROM. EEPROM is controlled by ASIC. So, any access from an external CPU to EEPROM must be performed through ASIC's internal register.

14.2. Recommended EEPROM

Rohm "BR24L02-W" can be recommended as EEPROM that connection verification was executed.

* Slave address "1010 000"

14.3. Description of Register Regarding EEPROM

Table 14-1 shows the register regarding EEPROM.

Table 14-1: Description of Register Regarding EEPROM

address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Initial value	
20h				rom_a	drs[7:0]				0000_0000b	
rom_adrs		An address t	o access EEP	ROM is specif	ied.					
21h				rom_da	ata[7:0]				0000_0000b	
rom_data		To write a data into EEPROM, specify an target address (in which the data is written) in the rom_adrs register and the target dwritten) in this register and write the data into EEPROM through the rom_write register. To read a data from EEPROM, specify an target address (which stores the data to be read) in the rom_adrs and read the data EEPROM through rom_read register. Then, the data stored in the specified address is stored in this register. When reading this register, confirm rom_head = 0 in advance.								
22h				-			rom read	rom write	xxxx_xx00b	
rom_read ='0 rom_read ='1		During readir	of EEPROM and from EEPRogister, this regi	OM, this regis	ter remains "1	n_adrs register ". When readii	are read and	I then stored in the completed and the	he rom_data register. ne values have been stored	in the
rom write ='0 rom write ='1									om_adrs register. ster becomes "0".	

You can not set both of rom_read = '1' and rom_write = '1' simultaneously. Your operation is ignored.

14.4. How to Write/Read to/from EEPROM

(How to write)

- (1) Read the address 0x22 to check that it is 0x00. (If the Read data in this address is 0x01or0x02, any instruction from an external CPU is ignored because access to EEPROM is in process.)
- (2) Specify an EEPROM address to be written into the 0x20 address.
- (3) Write a data to be written into the address specified in step (2) in the address 0x21.
- (4) When 0x01 has been written into the address 0x22, the data specified in the step (3) is written into the EEPROM address specified in the step (2). (When the operation has been completed, ASIC changes the address 0x22 to 0x00 automatically.)
- (5) Unless the address 0x22 changes to 0x00 as stated in the step (1), any more writing/reading to/from EEPROM cannot be executed.

(How to read)

- (1) Read the address 0x22 to check that it is 0x00. (If the Read data in this address is 0x01or0x02, any instruction from an external CPU is ignored because access to EEPROM is in process.)
- (2) Specify an EEPROM address to be read out to the 0x20 address.
- (3) When 0x02 has been written into the address 0x22, reading out from EEPROM to the address specified in the step (2) starts and the read data is written into the address 0x21. (When the operation has been completed, ASIC changes the address 0x22 to 0x00 automatically.)
- (4) Check that a data in the address 0x22 is 0x00 and then read out the data written into the address 0x21.

14.5. ROM_Map of EEPROM

Table 14-2 shows mapping in EEPROM of this ASIC. Technique to storage in EEPROM is described below individually in detail.

Table 14-2: ROM_Map of EEPROM

			Table 14-2: ROM		EEPROM		
ADRS	Content	ADRS	Content	ADRS	Content	ADRS	Content
0x00	dac_0ch	0x40	Independent gamma (R)_00	0x80	Independent gamma (G)_00	0xC0	Independent gamma (B)_00
0x01	dac_1ch	0x41	Independent gamma (R)_01		Independent gamma (G)_01		Independent gamma (B)_01
0x02	dac_2ch	0x42	Independent gamma (R)_02	0x82	Independent gamma (G)_02	0xC2	Independent gamma (B)_02
0x03	dac_3ch	0x43	Independent gamma (R)_03		Independent gamma (G)_03		Independent gamma (B)_03
0x04	dac_4ch	0x44	Independent gamma (R)_04		Independent gamma (G)_04		Independent gamma (B)_04
0x05	dac_5ch	0x45	Independent gamma (R)_05		Independent gamma (G)_05		Independent gamma (B)_05
0x06	dac_6ch	0x46	Independent gamma (R)_06		Independent gamma (G)_06		Independent gamma (B)_06
0x07	dac_7ch	0x47	Independent gamma (R)_07	0x87	Independent gamma (G)_07	0xC7	Independent gamma (B)_07
80x0	Horizontal display start position adjustment	0x48	Independent gamma (R)_08	0x88	Independent gamma (G)_08	0xC8	Independent gamma (B)_08
0x09	Vertical display start position adjustment	0x49	Independent gamma (R)_09	0x89	Independent gamma (G)_09	0xC9	Independent gamma (B)_09
0x0A	Scan direction change setting	0x4A	Independent gamma (R)_10		Independent gamma (G)_10		Independent gamma (B)_10
0x0B	Charge share adjustment	0x4B	Independent gamma (R)_11		Independent gamma (G)_11		Independent gamma (B)_11
0x0C	CLS_Hi period adjustment	0x4C	Independent gamma (R)_12		Independent gamma (G)_12		Independent gamma (B)_12
0x0D	Gate slope adjustment	0x4D	Independent gamma (R)_13		Independent gamma (G)_13		Independent gamma (B)_13
0x0E	Gamma control	0x4E	Independent gamma (R)_14		Independent gamma (G)_14		Independent gamma (B)_14
0x0F 0x10	Test register	0x4F 0x50	Independent gamma (R)_15		Independent gamma (G)_15		Independent gamma (B)_15
0x10 0x11	Test register Gate output mode setting	0x50 0x51	Independent gamma (R)_16 Independent gamma (R)_17		Independent gamma (G)_16 Independent gamma (G)_17		Independent gamma (B)_16 Independent gamma (B)_17
0x11	Sale Sulput mode setting	0x51	Independent gamma (R)_17		Independent gamma (G)_17		Independent gamma (B) 18
0x12		0x53	Independent gamma (R)_19		Independent gamma (G) 19		Independent gamma (B)_19
0x14		0x54	Independent gamma (R) 20		Independent gamma (G)_20		Independent gamma (B) 20
0x15		0x55	Independent gamma (R)_21		Independent gamma (G)_21		Independent gamma (B)_21
0x16		0x56	Independent gamma (R)_22		Independent gamma (G)_22		Independent gamma (B) 22
0x17		0x57	Independent gamma (R)_23		Independent gamma (G)_23		Independent gamma (B)_23
0x18		0x58	Independent gamma (R)_24	0x98	Independent gamma (G)_24	0xD8	Independent gamma (B)_24
0x19		0x59	Independent gamma (R)_25		Independent gamma (G)_25	0xD9	Independent gamma (B)_25
0x1A		0x5A	Independent gamma (R)_26		Independent gamma (G)_26		Independent gamma (B)_26
0x1B		0x5B	Independent gamma (R)_27		Independent gamma (G)_27		Independent gamma (B)_27
0x1C		0x5C	Independent gamma (R)_28		Independent gamma (G)_28		Independent gamma (B)_28
0x1D		0x5D	Independent gamma (R)_29		Independent gamma (G)_29		Independent gamma (B)_29
0x1E 0x1F		0x5E 0x5F	Independent gamma (R)_30 Independent gamma (R)_31		Independent gamma (G)_30 Independent gamma (G)_31		Independent gamma (B)_30 Independent gamma (B)_31
0x1F 0x20		0x60	Independent gamma (R) 32		Independent gamma (G)_31		Independent gamma (B) 32
0x20		0x61	Independent gamma (R)_33		Independent gamma (G)_33		Independent gamma (B)_33
0x22		0x62	Independent gamma (R) 34		Independent gamma (G)_34		Independent gamma (B) 34
0x23		0x63	Independent gamma (R) 35		Independent gamma (G)_35		Independent gamma (B) 35
0x24		0x64	Independent gamma (R)_36		Independent gamma (G)_36		Independent gamma (B)_36
0x25		0x65	Independent gamma (R)_37		Independent gamma (G)_37		Independent gamma (B)_37
0x26		0x66	Independent gamma (R)_38		Independent gamma (G)_38		Independent gamma (B)_38
0x27		0x67	Independent gamma (R)_39		Independent gamma (G)_39		Independent gamma (B)_39
0x28		0x68	Independent gamma (R)_40		Independent gamma (G)_40		Independent gamma (B)_40
0x29		0x69	Independent gamma (R)_41		Independent gamma (G)_41		Independent gamma (B)_41
0x2A		0x6A	Independent gamma (R)_42		Independent gamma (G)_42		Independent gamma (B)_42
0x2B		0x6B	Independent gamma (R)_43		Independent gamma (G)_43		Independent gamma (B)_43
0x2C 0x2D		0x6C 0x6D	Independent gamma (R)_44		Independent gamma (G)_44		Independent gamma (B)_44
0x2D 0x2E		0x6E	Independent gamma (R)_45 Independent gamma (R)_46		Independent gamma (G)_45 Independent gamma (G)_46		Independent gamma (B)_45 Independent gamma (B)_46
0x2F		0x6F	Independent gamma (R)_47		Independent gamma (G)_47		Independent gamma (B)_47
0x30		0x70	Independent gamma (R) 48		Independent gamma (G) 48		Independent gamma (B) 48
0x31		0x71	Independent gamma (R) 49		Independent gamma (G) 49		Independent gamma (B) 49
0x32		0x72	Independent gamma (R) 50		Independent gamma (G)_50		Independent gamma (B) 50
0x33		0x73	Independent gamma (R)_51		Independent gamma (G)_51		Independent gamma (B)_51
0x34		0x74	Independent gamma (R)_52	0xB4	Independent gamma (G)_52		Independent gamma (B)_52
0x35		0x75	Independent gamma (R)_53		Independent gamma (G)_53		Independent gamma (B)_53
0x36		0x76	Independent gamma (R)_54		Independent gamma (G)_54		Independent gamma (B)_54
0x37		0x77	Independent gamma (R)_55		Independent gamma (G)_55		Independent gamma (B)_55
0x38		0x78	Independent gamma (R)_56		Independent gamma (G)_56		Independent gamma (B)_56
0x39		0x79	Independent gamma (R)_57		Independent gamma (G)_57		Independent gamma (B)_57
0x3A		0x7A	Independent gamma (R) 58		Independent gamma (G)_58		Independent gamma (B) 58
0x3B		0x7B	Independent gamma (R)_59		Independent gamma (G)_59		Independent gamma (B)_59
0x3C 0x3D		0x7C 0x7D	Independent gamma (R)_60 Independent gamma (R)_61		Independent gamma (G)_60 Independent gamma (G)_61		Independent gamma (B)_60
0x3E		0x7D 0x7E	Independent gamma (R)_61 Independent gamma (R) 62		Independent gamma (G)_61 Independent gamma (G)_62		Independent gamma (B)_61 Independent gamma (B)_62
0x3E 0x3F		0x7E	Independent gamma (R)_63		Independent gamma (G)_63		Independent gamma (B)_63
U//UI	į	- A. I	[asponasin ganina (ix)_00	UND:	1	- A I	Iasponasin ganina (D)_00

^{(1) 00}h to 3Fh (Basic register setting part)

For the register (marked with \star) for auto-loading in the register Map, be sure to store an initial setting data in this area. For an area not for auto-loading, even if any data is stored in EEPROM, it is not stored in the internal register.

(2) 40h to FFh (Area to store independent gamma parameter)
Independent gamma LUT in ASIC is available for 129 addresses (64 x RGB) x 8 bits. To use the independent gamma function, store the values in 0x40 to 0xFF.

15. Control of D/A Converter (hereinafter referred to as "DAC")

15.1. Overview of DAC Control

When the external DAC is connected to this ASIC, the ASIC can decide (1) the amplitude value and center voltage value of signal for the opposite electrode (COM electrode) of liquid display and (2) the gradation setting voltage values etc. of the source driver according to the ASIC's internal register settings. It is assumed that the DAC control is used for the two ways below.

- (1) Use in a fixed set value for mass production
- (2) Adjustment of opposite electrode center value in a process/source driver gradation setting voltage value

15.2. Recommended Component for DAC

Fujitsu 8chDAC "MB88347" can be recommended as DAC that connection verification was executed.

15.3. Description of Register Regarding DAC Control

Table 15-1 describes the register regarding DAC control

Table 15-1: Description of Register Regarding DAC Control

	address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	initial value
t	00h				dac_0	ch[7:0]				0000_0000b
	dac_0ch		DAC 0ch settir	ng register						
t	01h				dac_1	ch[7:0]			I	0000_0000b
	dac_1ch		DAC 1ch settir	ng register						
۲	02h				dac_2	ch[7:0]				0000_0000b
	dac_2ch		DAC 2ch settir	ng register						
۲	03h				dac_3	ch[7:0]				0000_0000b
	dac_3ch		DAC 3ch settir	ng register						
t	04h				dac_4	ch[7:0]				0000_0000b
	dac_4ch		DAC 4ch settir	ng register						
τ	05h				dac_5	ch[7:0]				1111_1111b
	dac_5ch		DAC 5ch settir	ng register						
τ	06h				dac_6	ch[7:0]				0111_1000b
	dac_6ch		DAC 6ch settir	ng register						
r	07h				dac	_/ch				0000_0000b

15.4. Actual Usage

(1) Use in a fixed set value for mass production

For the use in mass production (normal), store a voltage value to be set in EEPROM in advance. Then, ASIC stores a setting data in the ASIC's register at the initial loading after FRESET and, based on that, a control instruction to DAC is transferred.

- (2) Adjustment of opposite electrode center value in a process/source driver gradation setting voltage value

 This register is for auto-loading. To adjust in a process, follow the flow below. (How to adjust the amplitude of opposite electrode signal of address is described below. This applies also to any other set values.)
 - 1. Set the ASIC register address 0x31[0]: als = '1' and stop loading from EEPROM.
 - 2. Change the ASIC register address DAC set value to find the most suitable value. (If the amplitude of opposite electrode signal is adjusting, a point that a flicker of liquid crystal minimizes is the most suitable value.)
 - *) As described above, when als = '1', transfer to DAC is performed at every 1V. Even if a register is rewritten at a frequency of 1V or less, nothing is reflected in the display. Pay great attention to a change speed of register value.
 - 3. Write the most suitable value confirmed in the step 2 into EEPROM. For how to write it, refer to "14.4. How to Write/Read to/from EEPROM".
 - 4. Here, an initial value has been stored in EEPROM. From now on, ASIC recognizes this initial value whenever the power supply turns on.

16. Control of A/D Converter (hereinafter referred to as "ADC")

16.1. Overview of ADC Control

When the external ADC is connected to this ASIC, the ASIC can read a value from a photo sensor or thermistor connected to the liquid crystal module and can store it in the ASIC's internal register. The ASIC can read a data from ADC by reading an applicable register.

16.2. Recommended Component for ADC

National Semiconductor 2chADC "ADCVO8832" can be recommended ADC that connection verification was executed.

Table 16-1: Description of Register Regarding ADC Control

ADC control

address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	initial value
34h				adc_c	data1				0000_0000b
35h				adc_o	data2				0000_0000b


adc_data1 adc_data2 ADC 1ch Register ADC 2ch Register

17. Output I/F to LCD

Output timing in WVGA, WQVGA, WEGA1 and WEGA2 is shown below.

17.1. Example of Horizontal Timing


17.1.1. Horizontal Timing for Horizontal Resolution 800 Dots (WVGA)



- Figure in [] is a value for ROMOFF = '1'.
- Figure in () is a standard value.

Figure 17-1: Horizontal Timing Chart for Horizontal Resolution 800 Dots (WVGA)


17.1.2. Horizontal Timing for Horizontal Resolution 480 Dots (WEGA1/WEGA2)



- Figure in [] is a value for ROMOFF = '1'. [V = for 240 lines: V = for 272 lines]
- Figure in () is a standard value.

Figure 17-2: Horizontal Timing Chart for Horizontal Resolution 480 Dots (WEGA1/WEGA2)

17.1.3. Horizontal Timing for Horizontal Resolution 400 Dots (WQVGA)





- Figure in [] is a value for ROMOFF = '1'.
- Figure in () is a standard value.

Figure 17-3: Horizontal Timing Chart for Horizontal Resolution 400 Dots (WQVGA)

17.2. Example of Vertical Timing

17.2.1. Vertical Timing for Vertical Resolution 480 Lines (WVGA)







^{*} In the chart above, [1] and [2] refer to the interlacing two-pulse mode and normal mode, respectively.

Figure 15-4: Vertical Timing Chart for Vertical Resolution 480 Lines (WVGA)

17.2.2. Vertical Timing for Vertical Resolution 240 Lines (WQVGA/WEGA2)






^{*} In the chart above, [1] and [2] refer to the interlacing two-pulse mode and normal mode, respectively.

Figure 17-5: Vertical Timing Chart for Vertical Resolution 240 Lines (WQVGA/WEGA2)

17.2.3. Vertical Timing for Vertical Resolution 272 Lines (WEGA1)



^{*} In the chart above, [1] and [2] refer to the interlacing two-pulse mode and normal mode, respectively.

Figure 17-6: Vertical Timing Chart for Vertical Resolution 272 Lines (WEGA1)

18. Cautions on storage

18.1. Storage environment

To maintain the quality of semiconductor devices in storage, the storage environment must be controlled in terms of temperature and humidity and the presence of hazards such as corrosive gas, radioactive rays, and static electricity.

- <1> Maintasin the storage site's temperature (Ta) within 5 to 30°C and the humidity (RH) within 20 to 70%. Also note the following points.
 - •Use a humidifier in dry regions. In this case, use demineralized water of distilled water for humidifyin.
 - •Avoid storing semiconductor devices in an overheated area, such as an area exposed to direct sunlight or near a heater, since overheated conditions may result in warping of product containers (magazines, etc).
- <2> Store semiconductor devices in areas where temperatures do not fluctuate widely (such as in direct sunlight areas or dark areas), since rapid changes in temperature can cause moisture condensation on the devices.
- <3> Store semiconductor devices in an area where the air is clean and free of excess salt, dust, or corrosive gases (such as exhaust gas, smoke, nitrous oxides, sulfur oxides, etc.).
- <4> Store semiconductor devices in an area that where they will not undergo mechanical stresses such as vibration or shock.
- <5> Store semiconductor devices in an area that where they will not be exposed to radioactive rays, static electricity, or strong magnetic fields.
- <6> Points to check after opening a complete dry pack.

A humidity indicator card is included in dry pack packages. When moisture has been absorbed, the color of the card changes from blue to pink. If the card has changed to pink, the product may have absorbed moisture. So bake them before mounting.

18.2. Storage methods

Note the following cautions on semiconductor device storage methods in order to maintain the quality of semiconductor devices.


- <1> Avoid stacking heavy items on top semiconductor device boxes since the devices may become damaged (cracks, bent leads, etc.). Since stacking boxes adds an undetermined amount of weight, avoid stacking heavy boxes on top of lighter boxes.
- <2> Do not allow any vibration or shock that is strong enough to dent the exterior boxes.
- <3> Leave lead ends on external pins of semiconductor devices unprocessed to avoid defects that can occur during solder mounting due to rust, etc.

18.3. Long-term storage

When storing semiconductor devices for a long period (two years or longer), the following cautions should be noted in addition to the caution points mentioned for "18.1. Storage environment" and "18.2. Storage methods" above.


<1> If long-term storage is expected from the start, use either dry pack or a sealed container that also contains silica gel desiccant. After opening a dry pack package, put the contents back into a dry pack to ensure a long shelf life.

<2> If a long period (two years or longer) has elapsed for semiconductor devices that have been stored under in a normal storage environment and using normal storage methods, we recommend checking for solderability and rust on pins before using the semiconductor devices.




19. Recommended soldering condition of infrared reflow

The following is recommended soldering conditions of infrared reflow.




Time at maximum temperature : 10s or less
Time of temperature higher than 220°C : 60s or less
Preheating time at 160 to 180°C : 60 to 120s
Maximum number of reflow processes : 3 times
Maximum chlorine content of rosin flux (percentage mass) : 0.2 % or less
Exposure limit (Store until the final reflow process starts) : 7 days or less



For baking components, it is necessary to use heatproof type container. Plastic magazines, emboss tape/reels and some of trays are not heatproof type, so if the packing container is not heatproof type, please transfer them to a heatproof type container.


20. Outline drawings


100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



21. Marking


This marking drawing shows the marking items and layout of the contents, and does not specify the typeface size of precise position.






22. Tray container

Unit mm



SectionA - A'




Applied Package	Quantity(pcs)
100-pin Plastic LQFP (1.4mm thick)	90 MAX

Tray	LQFP14×14×1.4
Material.	Carbon PPE
Heat Proof Temp	135°C MAX.
Surface Resistance	Less than 1×10 ¹² Ω /□

The tolerance of tray's dimensions are based on JEDEC STANDARD.

23. Packing outline drawing



24. Carton

