Ultra-Low Iq Automotive System Power Supply IC Power Saving Triple-Output Linear Regulator

The NCV8612 is a multiple output linear regulator IC's with an Automatic Switchover (ASO) input voltage selector. The ASO circuit selects between three different input voltage sources to reduce power dissipation and to maintain the output voltage level across varying battery line voltages associated with an automotive environment.

The NCV8612 is specifically designed to address automotive radio systems and instrument cluster power supply requirements. The NCV8612 can be used in combination with the 4−Output Controller/Regulator IC, NCV885x, to form a complete automotive radio or instrument cluster power solution. The NCV8612 is intended to supply power to various "always on" loads such as the CAN transceivers and microcontrollers (core, memory and IO). The NCV8612 has three output voltages, a reset / delay circuit, and a host of control features suitable for the automotive radio and instrument cluster systems.

Features

- Operating Range 7.0 V to 18.0 V (45 V Load Dump Tolerant)
- Output Voltage Tolerance, All Rails, ±2%
- \bullet < 50 µA Quiescent Current
- Independent Input for LDO3 Linear Regulator
- High Voltage Ignition Buffer
- Automatic Switchover Input Voltage Selector
- Independent Input Voltage Monitor with a High Input Voltage and Low Input Voltage (Brown−out) Indicators
- Thermal Warning Indicator with Thermal Shutdown
- Single Reset with Externally Adjustable Delay for the 5 V Rail
- Push−Pull Outputs for Logic Level Control Signals
- All Ceramic Solution for Reduced Leakage Current at the Output
- Enable Input
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements
- This is a Pb−Free Device

Applications

- Automotive Radio
- Instrument Cluster

ON Semiconductor®

http://onsemi.com

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

PIN FUNCTION DESCRIPTIONS

MAXIMUM RATINGS (Voltages are with respects to GND unless noted otherwise)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL INFORMATION

1. Values based on measurement of NCV8612 assembled on 2−layer 1−oz Cu thickness PCB with Copper Area of more than 645 mm2 with several thermal vias for improved thermal performance. Refer to CIRCUIT DESCRIPTION section for safe operating area.

ATTRIBUTES

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model (HBM) tested per AEC−Q100−002 (EIA/JESD22−A114)

ESD Machine Model (MM) tested per AEC−Q100−003 (EIA/JESD22−A115)

ESD Charged Device Model (CDM) tested per EIA/JES D22/C101, Field Induced Charge Model

3. Device tested with external 10 $k\Omega$ series resistance and 1 nF storage capacitor.

SUPPLY VOLTAGES AND SYSTEM SPECIFICATION ELECTRICAL CHARACTERISTICS

 $(7 V < ASO_RAL < 18 V, VIN-H = VIN-B \ge ASO_RAL, V_{PP} = 5 V, VIN_S3$ tied to ASO_RAIL, VBATT_MON = 0 V, EN = 5 V, IGNIN = 0 V, I_{SYS} = 3 mA (Note [6\)](#page-4-0)) Minimum/Maximum values are valid for the temperature range −40°C ≤ T_J ≤ 150°C unless noted otherwise. Min/Max values are guaranteed by test, design or statistical correlation.

SUPPLY VOLTAGES AND SYSTEM SPECIFICATION ELECTRICAL CHARACTERISTICS (continued)

 $(7 V < ASO_RAL < 18 V, VIN-H = VIN-B \ge ASO_RAL, V_{PP} = 5 V, VIN_S3$ tied to ASO_RAIL, VBATT_MON = 0 V, EN = 5 V, IGNIN = 0 V, I_{SYS} = 3 mA (Note 6)) Minimum/Maximum values are valid for the temperature range −40°C ≤ T_J ≤ 150°C unless noted otherwise. Min/Max values are guaranteed by test, design or statistical correlation.

4. iq is equal to IVIN−B + IVIN−H − ISYS

5. I_{SHDN} is equal to I_{VIN−B} + I_{VIN−H}

6. I_SYS is equal to I_OUT1 + I_OUT2 + I_OUT3

ELECTRICAL CHARACTERISTICS

(7 V < ASO_RAIL < 18 V, VIN−H = VIN−B ≥ ASO_RAIL, V_{PP} = 5 V, VIN_S3 tied to ASO_RAIL, VBATT_MON = 0 V, EN = 5 V, IGNIN = 0 V, I_{SYS} = 3 mA (Note [6\)](#page-4-0)) Min/Max values are valid for the temperature range −40°C ≤T_J ≤ 150 °C unless noted otherwise. Min/Max values are guaranteed by test, design or statistical correlation.

ELECTRICAL CHARACTERISTICS (continued)

 $(7 V < ASO_RAL < 18 V, VIN-H = VIN-B \ge ASO_RAL, V_{PP} = 5 V, VIN_S3$ tied to ASO_RAIL, VBATT_MON = 0 V, EN = 5 V, IGNIN = 0 V, I_{SYS} = 3 mA (Note [6\)](#page-4-0)) Min/Max values are valid for the temperature range −40°C ≤T_J ≤ 150 °C unless noted otherwise. Min/Max values are guaranteed by test, design or statistical correlation.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Dropout voltage is measured when the output voltage has dropped 100 mV relative to the nominal value obtained with ASO_RAIL = VIN_S3 $= 13.2$ V.

8. Not tested in production. Limits are guaranteed by design.

9. Refer to CIRCUIT DESCRIPTION Section for Stability Consideration

10.For other voltage versions refer to Typical Performance Characteristics Section.

Figure 2. Automotive Radio System Block Diagram Example NCV8612 with NCV8855

CIRCUIT DESCRIPTION

Auto Switchover Circuitry

The auto switchover circuit is designed to insure continuous operation of the device, automatically switching the input voltage from the ASO_RAIL input, to the VIN−B input, to the VIN−H input depending on conditions. The primary input voltage pin is ASO_RAIL, which is driven from the 8 V supply. When this voltage is present it will drive the output voltages. Regardless of whether the 8 V supply is available, the reference and core functions of the device will be driven by the higher of VIN−B and VIN−H. The switchover control circuitry will be powered solely by the 8 V supply, via VIN−A.

When the 8 V supply is not present, the gates of the 2 P−FET switches will be pulled to ground, turning the switches on. In this condition, the VIN−B and VIN−H voltages will be diode or'ed, with the higher voltage powering the chip. The VIN−H voltage will be one diode lower than the VIN−B voltage, thereby forcing the VIN−B voltage to be dominant supply.

In the event that both the 8 V supply and the VIN−B supply are not present, the VIN−H supply will be powering the device. The VIN−H supply is then fed from a recommended 1000 μF cap. The duration of VIN–H supply is dependent on output current. It is intended as protection against temporary loss of battery conditions.

In the event of a double battery, or prolonged high voltage condition on the battery line, a bleed transistor has been included on the VIN−H line. With the large hold−up cap on VIN−H, the voltage on that pin has the potential to remain in an elevated position for an extended period of time. The main result of this condition would be an Overvoltage Shutdown of the device. In order to avoid this condition, a transistor that is connected to the Overvoltage Shutdown signal is tied to the VIN−H line. This transistor will become active in a high voltage event, allowing the hold−up cap to discharge the excess voltage in a timely manner.

In the Block Diagram, Figure [1,](#page-1-0) C_{ASO_RAIL} is listed as a 1 µF capacitor. It is required for proper operation of the device that C_{ASO_RAIL} is no larger than 1 µF.

During a switchover event, a timer in the output stages prepares the regulator in anticipation of change in input voltage. The event results in a hitch in the output waveforms, as can be seen in Figure 3.

Figure 3. VOUTX Response to ASO Switchover Event

VIN−B/VIN−H Minimum Operating Voltage

The internal reference and core functions are powered by either the VIN−B or VIN−H supply. The higher of the two voltages will dominate and power the reference. This provides quick circuit response on start−up, as well as a stable reference voltage. Since the VIN−B voltage will come up much more quickly than the VIN−H voltage, initially, the VIN−B voltage will be running the reference. In the case of any transient drops on VIN−B, the VIN−H supply, with its large hold−up capacitor, will then be the dominant voltage, and will be powering the reference.

For proper operation of the device, VIN−B or VIN−H must be at least 4.5 V. Below that voltage the reference will not operate properly, leading to incorrect functioning by the device. VIN−B or VIN−H must be greater than 4.5 V regardless of the voltage on the VIN−A pin.

Enable Function

The NCV8612 is equipped with an Enable input. By keeping the Enable voltage below 0.8 V, the three outputs will be held low. By increasing the Enable pin voltage above 2.0 V, the three outputs will be enabled to their regulated output voltage.

Internal Soft−Start

The NCV8612 is equipped with an internal soft−start function. This function is included to limit inrush currents

and overshoot of output voltages. The soft−start function applies to all 3 regulators.

The soft−start function kicks in for start up, start up via enable, start up after thermal shutdown, and startup after an over voltage condition.

LDO3 is not subject to soft−start under all conditions. The LDO3 output is not affected by overvoltage shutdown, and therefore is not effected by the soft−start function upon the device's return from an over voltage condition. Also, when VIN_S3 is connected to an independent supply and the supply is made available after the soft−start function, LDO3 will not have an independent soft−start.

LDO1 Regulator

The LDO1 error amplifier compares the reference voltage to a sample of the output voltage (VOUT1) and drives the gate of an internal PFET. The reference is a bandgap design to give it a temperature−stable output.

LDO2 Regulator

The LDO2 error amplifier compares the reference voltage to a sample of the output voltage (VOUT2) and drives the gate of an internal PFET. The reference is a bandgap design to give it a temperature−stable output.

LDO3 Regulator

The LDO3 error amplifier compares the reference voltage to a sample of the output voltage (VOUT3) and drives the gate of an internal PFET. The reference is a bandgap design to give it a temperature−stable output

LDO3 is an adjustable voltage output. The adjustable voltage option requires an external resistor divider feedback network. LDO3 can be adjusted up to 10 V. The internal reference voltage is 0.996 V. To determine the proper feedback resistors, the following formula can be used:

 $V_{\text{OUT3}} = V_{\text{OUT3}}FB [(R1 + R2)/R2]$

Figure 4. Feedback Network

Stability Considerations

The output or compensation capacitors, C_{OUTX} help determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor values and type should be based on cost, availability, size and temperature constraints. Tantalum, aluminum electrolytic, film, or ceramic capacitors are all acceptable solutions, however, attention must be paid to ESR constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (−25°C to −40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information. The value for each output capacitor C_{OUTX} shown in Figures $22 - 27$ $22 - 27$ should work for most applications; however, it is not necessarily the optimized solution. Stability is guaranteed at the following values:

 $C_{\text{OUT1}} \geq 47 \,\mu\text{F}, \text{ESR} \leq 10 \,\Omega$ $C_{\text{OUT2}} \geq 47 \,\mu\text{F}, \text{ESR} \leq 10 \,\Omega$ $C_{\text{OUT3}} \geq 47 \,\mu\text{F}, \text{ESR} \leq 10 \,\Omega$

Actual limits are shown in graphs in the Typical Performance Characteristics section.

Thermal

As power in the NCV8612 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV8612 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications.

The maximum dissipation the NCV8612 can handle is given by:

 $P_{D(max)} = (T_{J(max)} - T_A)/R_{thJA}$

See Figure [20](#page-17-0) for R_{thJA} versus PCB Area.

RthJA could be further decreased by using Multilayer PCB and/or if Air Flow is taken into account.

IGNOUT Circuitry

The IGNOUT pin is an open drain output Schmitt Trigger, externally pulled up to 5 V via a 10 k Ω resistor. The IGNOUT pin can be used to monitor the ignition signal of the vehicle, and send a signal to mute an audio amplifier during engine crank. The IGNIN pin is ESD protected, and can handle peak transients up to 45 V. An external diode is recommended to protect against negative voltage spikes.

The IGNOUT circuitry requires the device to be enabled for proper operation.

V_{PP} Function

The reset and warning circuits utilize a push−pull output stage. The high signal is provided by V_{PP}. V_{PP} is tied internally to LDO1. Under this setup, and any setup where LDO's $1-3$ are tied to V_{PP}, loss of the V_{PP} signal can occur if the pull up voltage is reduced due to over current, thermal shutdown, or overvoltage conditions.

Reset Outputs

The Reset Output is used as the power on indicator to the Microcontroller. The NCV8612 Reset circuitry monitors the output on LDO1.

This signal indicates when the output voltage is suitable for reliable operation. It pulls low when the output is not considered to be suitable. The Reset circuitry utilizes a push pull output stage, with V_{PP} as the high signal. In the event of the part shutting down via Battery voltage or Enable, the Reset output will be pulled to ground.

The input and output conditions that control the Reset Output and the relative timing are illustrated in Figure [5,](#page-11-0) Reset Timing. Output voltage regulation must be maintained for the delay time before the reset output signals a valid condition. The delay for the reset output is defined as the amount of time it takes the timing capacitor on the delay pin to charge from a residual voltage of 0 V to the Delay timing threshold voltage VD of 2 V. The charging current for this is ID of 5 µA. By using typical IC parameters with a 10 nF capacitor on the Delay Pin, the following time delay is derived:

 $t_{RD} = C_D * V_{DU} / I_D$

 $t_{RD} = 10 \text{ nF} * (2 \text{ V}) / (5 \text{ }\mu\text{A}) = 4 \text{ ms}$

Other time delays can be obtained by changing the CD capacitor value. The Delay Time can be reduced by decreasing the capacitance of CD. Using the formula above, delay can be reduced as desired. Leaving the Delay Pin open is not desirable as it can result in unwanted signals being coupled onto the pin.

VBATT_MON and Warning Flags

The NCV8612 is equipped with High Voltage Detection, Brown Out Detection, and High Temperature Detection circuitry. The Overvoltage Shutdown, High Voltage, and Brown Out Detection circuitry are all run off the VBATT MON input. If this functionality is not desired, grounding of the VBATT_MON pin will turn off the functions.

The HV_DET and BO_DET signals are in a high impedance state until the VBATT_MON circuitry reaches it minimum operating voltage, typically 1.0 V to 2.5 V. At that point the BO_DET signal will be held low, while the HV_DET signal will go high. The BO_DET signal will go high once the VBATT_MON signal reaches the Brown Out Threshold, typically 7 V to 8 V. The BO_DET signal will stay high until the VBATT_MON voltage drops below the

Brown Out Threshold. The HV_DET signal will stay high until the VBATT_MON voltage rises above the HV_DET threshold, typically 18 V to 20 V. The HV_DET signal will reassert high once the HV_DET signal crosses the HV_DET threshold going low.

The NCV8612 is also equipped with a Hot Flag pin which indicates when the junction temperature is approaching thermal shutdown. The Hot Flag signal will remain high as long as the junction temperature is below the Hot flag threshold, typically 140°C to 160°C. This pin is intended as a warning that the junction temperature is approaching the Thermal Shutdown threshold, which is typically 160°C to 180°C. The Hot Flag signal will remain low until the junction temperature drops below the Hot Flag threshold.

The Hot_Flag circuitry does not run off the VBATT_MON Pin, and can not be disabled by grounding VBATT_MON.

Each of the three warning circuits utilizes a push−pull output stage. The high signal is provided by V_{PP}. V_{PP} is internally tied to V_{OUT1}

Overvoltage Shutdown

The NCV8612 is equipped with overvoltage shutdown (OVS) functionality. The OVS is designed to turn on when the VBATT_MON signal crosses 19 V. If the VBATT_MON pin is tied to ground, the OVS functionality will be disabled.

When OVS is triggered, LDO1 and LDO2 will both be shut down. LDO3 is run off a separate input voltage line, VIN_S3, and will not shutdown in this condition. Once the OVS condition has passed, LDO1 and LDO2 will both turn back on.

The VIN−H line is equipped with a bleed transistor to prevent a continued OVS condition on the chip once the high battery condition has subsided. This transistor is needed to discharge the high voltage from the VIN−H hold−up capacitor. This transistor will only turn on when an OVS is detected on−chip, and will turn off as soon as the OVS condition is no longer detected by the chip.

Figure 7. Auto Switchover Circuit Timing Diagram VBATTMON Connected to ASO_RAIL

Overvoltage on Input Voltage Dip on Input

Figure 8. Warning Circuitry Timing Diagram

Figure 10. NCV8612 Regulator Output Timing Diagram– VIN_S3 Tied to ASO_RAIL

Figure 11. NCV8612 Regulator Output Timing Diagram− VBATT_MON Grounded

Figure 21. R-JA vs. Duty Cycle

PULSE TIME (sec)

Figure 22. C_{OUT1} ESR Stability Region − 1 µF

Figure 23. COUT1 ESR Stability Region − 47 F

*The min specified ESR is based on Murata's capacitor GRM31CR60J476ME19 used in measurement. The true min ESR limit might be lower than shown.

Figure 24. C_{OUT2} ESR Stability Region − 1 µF

Figure 25. COUT2 ESR Stability Region − 47 F

*The min specified ESR is based on Murata's capacitor GRM31CR60J476ME19 used in measurement. The true min ESR limit might be lower than shown.

Figure 26. C_{OUT3} ESR Stability Region − 1 µF Figure 27. C_{OUT3} ESR Stability Region − 47 µF

*The min specified ESR is based on Murata's capacitor GRM31CR60J476ME19 used in measurement. The true min ESR limit might be lower than shown.

Figure 28. Output Response of LDO1 to Loss of Vin−B

Figure 29. Output Response of LDO3 to Loss of Vin−B

Figure 30. Output Response of LDO2 to Loss of Vin−B

Figure 31. HV−DET Response to High Voltage − VBAT−MON tied to ASO−RAIL

Figure 32. HV−DET Response to High Voltage − VBAT−MON Left Open

Figure 33. BO−DET Response to LOW Voltage − VBAT−MON tied to ASO−RAIL

Figure 34. BO−DET Response to LOW Voltage − VBAT−MON Left Open

Figure 35. Output Response to OVS − VBAT−MON tied to ASO−RAIL

Figure 36. Output Response to OVS − VBAT−MON Left Open

ORDERING INFORMATION

ON Semiconductor and **and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.** ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particula

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales